Segments are interpreted differently in Protected Mode vs. Real Mode:

- Segment register contains a selector that selects a descriptor from the descriptor table.
- The descriptor contains information about the segment, e.g., it’s base address, length and access rights.
- The offset can be 32-bits.
### Segment Descriptors in Protected Mode

<table>
<thead>
<tr>
<th>Base (B31-B24)</th>
<th>Access Rights</th>
<th>Base (B23-B0)</th>
<th>Limit (L15-L0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>63 5655 5251 4847</td>
<td>40 39</td>
<td>16 15</td>
<td>0</td>
</tr>
</tbody>
</table>

- **Base address:**
  
  Starting location of the memory segment.

- **Limit:**
  
  Length of the segment minus 1.
  20-bits allows segments up to 1 MB.
  This value is shifted by 12 bits to the left when the G (Granularity bit) is set to 1.
Segment Descriptors in Protected Mode

Segment Descriptors: Bits 52-55

- **G bit:**
  - When G=0, segments can be 1 byte to 1MB in length.
  - When G=1, segments can be 4KB to 4GB in length.

- **U bit:**
  - User (OS) defined bit.

- **D bit:**
  - Indicates how the instructions (80386 and up) access register and memory data in protected mode.
  - When D=0, instructions are 16-bit instructions, with 16-bit offsets and 16-bit registers. Stacks are assumed 16-bit wide and SP is used.
  - When D=1, 32-bits are assumed.
    - Allows 8086-80286 programs to run.

- **X bit:**
  - Reserved by Intel
Segment Descriptors in Protected Mode

Segment Descriptors: Access Rights (Byte 5):

- **A** = 0, Segment not accessed
- **A** = 1, Segment has been accessed

- **P** = 0, descriptor is undefined.
- **P** = 1, descriptor contains a valid base and limit.

Sets the desc. privilege level.

- **S** = 0, System descriptor
- **S** = 1, Code, data or stack

S = 0, System descriptor
S = 1, Code, data or stack

The Access Rights (AR) byte controls access to a protected mode segment and how the segment functions in the system.
### Segment Descriptors in Protected Mode

**Details:**

The **A** (accessed) bit is set automatically by the microprocessor and is never cleared.

This allows OS code to track frequency of usage.

The **P** (present) bit should be interpreted as “descriptor-is-valid”.

If this bit is 0, the microprocessor will *refuse* any attempts to use this descriptor in an instruction.

<table>
<thead>
<tr>
<th>63</th>
<th>47</th>
<th>40</th>
<th>39</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Available</td>
<td>Access Rights</td>
<td>Available</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Although the AR must always be valid, when P=0, the rest of the descriptor can be used in any way the OS likes.

The **S** (system) bit indicates how the descriptor is to be interpreted.

- S=1 indicates a system descriptor (more on this later).
- S=0 indicates a code, data or stack descriptor.
Segment Descriptors in Protected Mode

Details:

Non-system (S=0) segments:

- **Type=0**: The data segment is basically a ROM.
- **Type=1**: Both read and write operations allowed.

Code can **NOT** be fetched and executed from either of these segment types.

- **Type=2 or 3**: A stack segment is defined analogously to Types 0 and 1.

However, the interpretation of the limit field is different.

In this case, all offsets must be *greater* than the limit.

The upper limit is set to base address + FFFF (with D=0) or base address + FFFFFFFF (with D=1).

This means the stack segment **ends 1 byte below** the base address.

Expanding of the stack segment simply involves *decreasing* the limit.
Segment Descriptors in Protected Mode

Details:

- **Type=4**: A code segment with no read permission. This means no constants are allowed, since they cannot be read out.

- **Type=5**: A code segment in which constants may be embedded.

  In either case, no writing (self-modifying code) is permitted.

- **Type=6 and 7**: Analogous to Types 4 and 5 **without** privilege protection.

  We’ll discuss the meaning of “conforming” soon.
Segment Registers in Protected Mode

Interpretation:

**Selector**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>13-bits</td>
<td>TI</td>
<td>RPL</td>
<td></td>
</tr>
</tbody>
</table>

- **Descriptor Index**: Selects one of the 8,192 descriptors.
- **TI (Table Index)**:
  - TI = 0, Global Descriptor Table.
  - TI = 1, Local Descriptor Table.

**Descriptor Index and Table Index (TI):**

The 13 bit descriptor index selects one of up to 8K descriptors in either the GDT and LDT, as specified by the TI bit.

Therefore, these 14 bits allows access to 16K 8-byte descriptors.

**RPL:**

The desired privilege level of the program.

Access is granted if the RPL value is lower (higher in privilege) than the AR of the segment. Otherwise, a privilege violation is issued.
Segmentation Address Translation

So instead of left shifting by 4 bits in Real Mode to form the segment address, we right shift by 3 bits and use the value as a table index.

Note: Descriptor 0 is called the NULL descriptor and may not be used to access memory.

Note: there is no meaning associated the relative position of the segment descriptors in the table -- unlike page tables as we will see.

So instead of left shifting by 4 bits in Real Mode to form the segment address, we right shift by 3 bits and use the value as a table index.
Segmentation Address Translation

There are actually three different descriptor tables, **GDT**, **LDT** and **IDT**. Exactly one **GDT** and **IDT** must be defined for Protected Mode operation.

- **Global Descriptor Table (GDT).**
  The GDT is used by all programs.

- **Local Descriptor Table (LDT).**
  An LDT can optionally be defined on a per-task basis and is used to expand the addressable range of the task.

- **Interrupt Descriptor Table (IDT).**
  The IDT is a direct replacement to the interrupt vector table used in 8086 systems.

Note that references to **IDT** are done through the *hardware interrupt mechanism*, and not from a program via a selector.
Segmentation Address Translation

Programmer invisible registers:

The **GDT** and **IDT** (and LDT) are located in the memory system.

<table>
<thead>
<tr>
<th>Segment registers</th>
<th></th>
<th>Descriptor Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>Selector</td>
<td>Base Address</td>
</tr>
<tr>
<td>DS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ES</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GS</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Descriptor Table Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>GDTR</td>
</tr>
<tr>
<td>IDTR</td>
</tr>
</tbody>
</table>

The addresses of the GDT and IDT and their limits (up to 64K bytes) are loaded in special registers, **GDTR** and **IDTR**, before switching to Protected Mode is possible.
Segmentation Address Translation

Programmer *invisible* registers:

The other registers enclosed by the red-dotted line are part of the descriptor cache.

The *cache* is used to reduce the number of actual memory references needed to construct the physical address.

There is one cache register for each of the 6 segment registers, CS, DS, etc. and the LDTR (Local Descriptor Table Register) and TR (Task Register) selectors.

The base address, limit and access rights of the descriptor are loaded from memory every time the corresponding *selector* changes.

The LDTR and TR selectors refer to special *system* descriptors in the GDT.
These registers provide hardware acceleration support for task switching.

Let’s first consider how LDTs are used to extend the address space of individual tasks.
Local Descriptor Tables

The LDTR selector indexes a GDT system descriptor describing the segment containing the LDT while the cache stores the actual LDT descriptor.

The LDTR selector can be loaded with a new value when another task is run.