

XSA-200 Board V1.3 User Manual

How to install, test, and use your new XSA-200 Board

Copyright © 2001-2005 by X Engineering Software Systems Corporation.

All XS-prefix product designations are trademarks of XESS Corp.

All XC-prefix product designations are trademarks of XILINX.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America.

Table of Contents

Table of Contents	2
Preliminaries	4
Getting Help!	4
Take notice!!	4
Packing List	5
Installation	6
Installing the XSTOOLS Utilities and Documentation	6
Applying Power to Your XSA-200 Board	6
Using a 9V DC wall-mount power supply	6
Powering Through the PS/2 Connector	6
Solderless Protoboard Installation	7
Connecting a PC to Your XSA-200 Board	8
Connecting a VGA Monitor to Your XSA-200 Board	8
Connecting a Mouse or Keyboard to Your XSA-200 Board	9
Inserting the XSA-200 Board into an XStend Board	9
Setting the Jumpers on Your XSA-200 Board	10
Testing Your XSA-200 Board	10
Setting the XSA-200 Board Clock Oscillator Frequency	11
Programming	12
Downloading Bitstreams into the FPGA and CPLD	12
Downloading Using GXSLOAD	12
Downloading Using Xilinx iMPACT	14
Storing Non-Volatile Bitstreams in the Flash	15
Downloading and Uploading Data to the SDRAM	17
Programmer's Models	19

	XSA-200 Board Organization	19
	Programmable logic: FPGA and CPLD	20
	100 MHz Fixed-Frequency Oscillator	21
	Synchronous DRAM	22
	Flash RAM	22
	Seven-Segment LED	24
	DIP Switches and Pushbuttons	24
	PS/2 Port	25
	VGA Port	25
	Parallel Port	26
	Prototyping Header	29
XS	A-200 Pin Connections	.30
XS	A-200 Schematics	31

1 Preliminaries

Getting Help!

Here are some places to get help if you encounter problems:

- If you can't get the XSA-200 Board hardware to work, send an e-mail message describing your problem to help@xess.com or submit a problem report at http://www.xess.com/help.html. Our web site also has
 - answers to frequently-asked-questions,
 - example designs, application notes and tutorials for the XS Boards,
 - <u>a place to sign-up for our email forum</u> where you can post questions to other XS Board users.
- If you can't get your XILINX WebPACK software tools installed properly, send an email message describing your problem to hotline@XILINX.com or check their web site at <u>http://www.xilinx.com/support/support.htm</u>.
- If you need help using the WebPACK software to create designs for your XSA-200 Board, then check out this <u>tutorial</u>.

Take notice!!

- The XSA-200 Board requires an external power supply to operate! It does not draw power through the downloading cable from the PC parallel port.
- If you are connecting a 9V DC power supply to your XSA-200 Board, please make sure the center terminal of the plug is positive and the outer sleeve is negative.
- Do not power your XSA-200 Board with a battery! This will not provide enough current to insure reliable operation of the XSA-200 Board.

Packing List

Here is what you should have received in your package:

- an XSA-200 Board;
- a 6' cable with a 25-pin male connector on each end;
- an XSTOOLS CDROM with software utilities and documentation for using the XSA-200 Board.

2 Installation

Installing the XSTOOLS Utilities and Documentation

XILINX currently provides the WebPACK tools for programming their CPLDs and Spartanseries FPGAs. The XESS CDROM contains a version of WebPACK that will generate bitstream configuration files compatible with your XSA-200 Board. You can also <u>download</u> the most current version of the WebPACK tools from the XILINX website.

In addition, XESS Corp. provides the XSTOOLS utilities for interfacing a PC to your XSA-200 Board. These utilities should be installed automatically when you insert the XSTOOLS CDROM into your CDROM drive. If not, then manually run the SETUP.EXE installation program on the CDROM.

Applying Power to Your XSA-200 Board

You can use your XSA-200 Board in three ways, distinguished by the method you use to apply power to the board. **Only use one of these methods to power your XSA-200 Board!** Supplying power from multiple sources can damage the board and/or power supplies.

Using a 9V DC wall-mount power supply

You can use your XSA-200 Board all by itself to experiment with logic designs. Just place the XSA-200 Board on a non-conducting surface as shown in Figure 1. Then apply power to the XSA-200 Board from a 9V DC wall-mount power supply with a 2.1 mm female, center-positive plug. (See Figure 2 for the location of the 9V DC power jack on your XSA-200 Board.) The on-board voltage regulation circuitry will create the voltages required by the rest of the XSA-200 Board circuitry. **Be careful!! The voltage regulators on the XSA-200 Board can become hot.** Attach a heat sink to them if necessary.

Powering Through the PS/2 Connector


You can use your XSA-200 Board with a laptop PC by connecting a PS/2 male-to-male cable between the PS/2 ports of the laptop and the board. The on-board voltage regulation circuitry will create the voltages required by the rest of the XSA-200 Board circuitry. **Many PS/2 ports cannot supply more than 0.5A so large, high-frequency FPGA designs may not work when using this power source!**

Solderless Protoboard Installation


The two rows of pins from your XSA-200 Board can be plugged into a solderless protoboard with holes spaced at 0.1" intervals. (One of the A.C.E. protoboards from 3M is a good choice.) Once plugged in, many of the pins of the FPGA are accessible to other circuits on the protoboard. (The labels printed next to the rows of pins on your XSA-200 Board correspond to the pin numbers of the FPGA.) Power can still be supplied to your XSA-200 Board though the 9V DC jack, or power can be applied directly through several pins on the underside of the board. Just connect +5V, +3.3V, +2.5V and ground to the pins of your XSA-200 Board listed in Table 1. (Remove the shunt on jumper J2 if you supply +2.5V from an external source.)

• Table 1: Power supply pins for the XSA-200 Board.

Voltage	Pin	Note
+5V	2	This pin is labeled "+5V".
+3.3V	54	This pin is labeled "+3.3V".
+2.5V	22	This pin is labeled "+2.5V".
GND	52	This pin is labeled "GND".



• Figure 1: External connections to the XSA-200 Board.



• Figure 2: Arrangement of components on the XSA-200 Board.

Connecting a PC to Your XSA-200 Board

The 6' DB25 male-to-male cable included with your XSA-200 Board connects it to a PC. One end of the cable attaches to the parallel port on the PC and the other connects to the female DB-25 connector at the top of the XSA-200 Board as shown in Figure 1.


Connecting a VGA Monitor to Your XSA-200 Board

You can display images on a VGA monitor by connecting it to the VGA port at the bottom of your XSA-200 Board (see Figure 1). You will have to create a VGA display circuit for your XSA-200 Board to actually display an image. See <u>this section</u> for details on the VGA port circuitry and creating a VGA display circuit.

Connecting a Mouse or Keyboard to Your XSA-200 Board

You can accept inputs from a keyboard or mouse by connecting it to the PS/2 port at the bottom of your XSA-200 Board (see Figure 1). You will have to create a keyboard or mouse interface circuit to actually receive information on keystrokes or mouse movements. See <u>this section</u> for details on the PS/2 port circuitry and creating a keyboard interface.

Inserting the XSA-200 Board into an XStend Board



If you have the optional XST-2.*x* Board, then the XSA-200 Board is inserted as shown below. Refer to the XST-2.*x* Board Manual for more details.

Setting the Jumpers on Your XSA-200 Board

The default jumper settings shown in Table 2 configure your XSA-200 Board for use in a logic design environment. You will need to change the jumper settings only if you are:

- downloading FPGA bitstreams to your XSA-200 Board using the XILINX iMPACT software;
- changing the power sources for the XSA-200 supply voltages.
 - Table 2: Jumper settings for XSA-200 Boards.

Jumper	Setting	Purpose
J2	On (default)	A shunt should be installed if the +2.5V supply voltage is derived from the +3.3V supply.
	Off	The shunt should be removed if the +2.5V supply voltage is applied from an external source through pin 22 of the XSA-200 Board (labeled "+2.5V" at the lower right-hand corner of the board).
· · /		The shunt should be installed on pins 1 and 2 (XI) if the XSA-200 Board is to be downloaded using the XILINX iMPACT software.
	2-3 (XS) (default)	The shunt should be installed on pins 2 and 3 (XS) if the XSA-200 Board is to be downloaded using the XESS GXSLOAD software.
J10	N/A	This is a header that provides access to the +5V and GND references on the board. No shunt should be placed on this header.

Testing Your XSA-200 Board

Once your XSA-200 Board is installed and the jumpers are in their default configuration, you can test the board using the GUI-based GXSTEST utility as follows.



You start GXSTEST by clicking on the GXSTEST icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below.

🔀 gxstest			×
Board Type	XSA-200	•	TEST
Port	LPT1 💌		Exit

Next you select the parallel port that your XSA-200 Board is connected to from the Port pulldown list. GXSTEST starts with parallel port LPT1 as the default, but you can also select LPT2 or LPT3 depending upon the configuration of your PC.


After selecting the parallel port, pick the XSA-200 item in the Board Type pulldown list. Then click on the TEST button to start the testing procedure. GXSTEST will configure the FPGA to perform a test procedure on your XSA-200 Board. Within thirty seconds you will see a O displayed on the LED digit if the test completes successfully. Otherwise an E will be displayed if the test fails. A status window will also appear on your PC screen informing you of the success or failure of the test.

If your XSA-200 Board fails the test, you will be shown a checklist of common causes for failure. If none of these causes applies to your situation, then try some of the solutions listed in the XSTOOLS\README.TXT file. If you cannot get your board to pass the test even after taking these steps, then contact XESS Corp for further assistance.

As a result of testing the XSA-200 Board, the CPLD is programmed with the standard parallel port interface found in the XSTOOLS\XSA\200\dwnldpar.svf bitstream file. This is the interface that should be loaded into the CPLD when you want to use it with the GXSLOAD utility.

Setting the XSA-200 Board Clock Oscillator Frequency

Unlike previous versions of the XSA Board, your XSA-200 Board has a fixed-frequency oscillator of 100 MHz. The GXSSETCLK utility cannot be used to change the frequency of the clock sent to the FPGA and CPLD. You can lower the clock frequency by placing a clock-divider circuit in the FPGA or CPLD. See the <u>section on the XSA-200 Board clock</u> <u>circuitry</u> for more details.



This section will show you how to download logic designs into the FPGA and CPLD of your XSA-200 Board and how to download and upload data to and from the SDRAM and Flash devices on the board.

Downloading Bitstreams into the FPGA and CPLD

Downloading Using GXSLOAD

As you develop and test a logic design, you will usually connect the XSA-200 Board to the parallel port of a PC and download the configuration bitstream each time you make changes. You can download a bitstream into your XSA-200 Board using the GXSLOAD utility.



You start GXSLOAD by clicking on the GXSLOAD icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below. Select the XSA-200 Board and the parallel port to which it is connected as indicated below.

🔀 gxsload		<u>_ ×</u>
	A-200 ▼	Load Exit
FPGA/CPLD	RAM	Flash/EEPROM
High Address		
Low Address		
Upload Format	HEX 💌 🗋	HEX 💌 🗀

Now you can download bitstream files to the FPGA or CPLD simply by dragging them from their folder and dropping them into the FPGA/CPLD pane of the GXSLOAD window as shown below.

Board Type XSA-200 Load Port LPT1 Exit	File Edit View Favorites Tools Help File Folders K File K File Address C:\XSTOOLs\XSA\200 Image: Color of the second secon
FPGA/CPLD RAM Flash/EEPROM	fintf.bit framintfc.bit test_board.bit dwnldpar.svf erase.svf
High Address	i≇ fcnfg.svf i≇ p3jtag.svf
Upload Format HEX 🔽 🗀 HEX 💌 🗀	Type: BIT File 5 163 KB

Once you drop the file, the highlighted file name appears in the FPGA/CPLD pane and the Load button in the GXSLOAD window is enabled. Clicking on the Load button will begin sending the bitstream in the file to the XSA-200 Board through the parallel port connection. .BIT files contain configuration bitstreams that are loaded into the FPGA while .SVF files will go to the CPLD. GXSLOAD will reject any non-downloadable files (ones with a suffix other than .BIT or .SVF). During the downloading process, GXSLOAD will display the name of the file and the progress of the current download.

🔀 gxsload		_ 🗆 🗙
	A-200 ▼	Load Exit
FPGA/CPLD test_board.bit	RAM	Flash/EEPROM
High Address		
Low Address		
Upload Format	HEX 💌 🗋	HEX 🔽 🗋

You can drag & drop multiple files into the FPGA/CPLD area. Clicking your mouse on a filename will highlight the name and select it for downloading. Only one file at a time can be selected for downloading.

🔀 gxsload		_ 🗆 🗡
	5A-200 💌	Load Exit
FPGA/CPLD dwnldpar.svf ramintfc.bit test_board.bit	BAM	Flash/EEPROM
High Addres:	3	
Low Addres	\$	
Upload Forma	t HEX 💌 🗀	HEX 💌 🗀

Double-clicking the highlighted file will deselect it so no file will be downloaded. Doing this disables the Load button.

🔀 gxsload		_ 🗆 X
	4-200 ▼ T1 ▼	Load Exit
FPGA/CPLD dwnldpar.svf ramintfc.bit test_board.bit	RAM	Flash/EEPROM
High Address		
Low Address		
Upload Format	HEX 💌 🗋	HEX 💌 🗀

Downloading Using Xilinx iMPACT

You can use the Xilinx iMPACT software to download bitstreams to the XSA-200 Board. The iMPACT programming tool downloads bitstreams through the JTAG interface of the FPGA so we need to change the parallel port interface by reprogramming the CPLD. Drag & drop the p3jtag.svf file from the XSTOOLS\XSA\200 folder into the FPGA/CPLD pane of the GXSLOAD window. Then click on the Load button and the CPLD will be reprogrammed in less than a minute. Then move the shunt on jumper J9 from the XS to the XI position. At this point you can start iMPACT and it will believe it is connected to the XSA-200 Board through a Xilinx Parallel Cable III in boundary-scan mode. Follow the instructions for iMPACT to download bitstreams to the FPGA.

Note that the CPLD only needs to be reprogrammed once to support iMPACT because it retains its configuration even when power is removed from the board. (If you want to go back to using the GXSLOAD programming utility, just must move the shunt on J9 back to the XS position and download the XSTOOLS\XSA\200\dwnldpar.svf file into the CPLD.)

Storing Non-Volatile Bitstreams in the Flash

The FPGA on the XSA-200 Board stores its configuration in an on-chip SRAM which is erased whenever power is removed. Once your design is finished, you may want to store the bitstream in the 16 Mbit Flash device on the XSA-200 Board from which the FPGA will be configured each time power is applied.

The Flash is partitioned into four quadrants, each of which can hold a bitstream for the FPGA. Before a bitstream can be downloaded into a quadrant of the Flash, the .BIT file must be converted into an .EXO or .MCS format using one of the following commands:

			DIP Switch Setting	
Quadrant	Address Range	Conversion Command	SW1-1	SW1-2
0	0x000000 – 0x07FFFF	promgen –u 0 file.bit –p exo -w promgen –u 0 file.bit –p mcs –w	ON	ON
1	0x080000 – 0x0FFFF	promgen –u 80000 file.bit –p exo -w promgen –u 80000 file.bit –p mcs –w	ON	OFF
2	0x100000 – 0x17FFFF	promgen –u 100000 file.bit –p exo -w promgen –u 100000 file.bit –p mcs –w	OFF	ON
3	0x180000 – 0x1FFFFF	promgen –u 180000 file.bit –p exo -w promgen –u 180000 file.bit –p mcs -w	OFF	OFF

In the commands shown above, the bitstream in file.bit is transformed into an .EXO or .MCS formatted file starting at the first address in each quadrant and proceeding upward.

The .EXO or .MCS file is downloaded into the Flash device by dragging it into the Flash/EEPROM pane and clicking on the Load button. This activates the following sequence of steps:

- 1. The FPGA and CPLD on the XSA-200 Board are reprogrammed to create an interface between the Flash device and the PC parallel port.
- 2. The entire Flash device is erased.
- 3. The contents of the .EXO or .MCS file are downloaded into the Flash through the parallel port.
- 4. The CPLD is reprogrammed with a circuit that configures the FPGA with the contents of the Flash whenever power is applied to the XSA-200 Board. (This configuration loader is stored in the XSTOOLS\XSA\200\fcnfg.svf file.)

Once the Flash download is complete, you must set the DIP switches to select the Flash quadrant containing the FPGA bitstream (see the switch settings in the table above). The

FPGA will be configured with the bitstream in that quadrant whenever power is applied to the board. You can download multiple bitstreams to the Flash and use the switches to select the one to be loaded into the FPGA on power-up.

Multiple files can be stored in the Flash device just by dragging them into the Flash/EEPROM area, highlighting the files to be downloaded and clicking the Load button. (Note that anything previously stored in the Flash will be erased by each new download.) This is useful if you need to store information in the Flash in addition to the FPGA bitstream. Files are selected and de-selected for downloading just by clicking on their names in the Flash/EEPROM area. **The address ranges of the data in each file should not overlap or this will corrupt the data stored in the Flash device!**

You can also examine the contents of the Flash device by uploading it to the PC. To upload data from an address range in the Flash, type the upper and lower bounds of the range into the High Address and Low Address fields located below the Flash/EEPROM pane, and select the format for the uploaded data from the Upload Format pulldown list. Then click on the file icon and drag & drop it into any folder. This activates the following sequence of steps:

- 1. The CPLD and FPGA on the XSA-200 Board are reprogrammed to create an interface between the Flash device and the PC parallel port.
- 2. The Flash data between the high and low addresses (inclusive) is uploaded through the parallel port.
- 3. The uploaded data is stored in a file named FLSHUPLD with an extension that reflects the file format.

🗶 gxsload		
Board Type 🔀	4-200 💌	Load
Port LP	⊺1 ▼	Exit
FPGA/CPLD	RAM	Flash/EEPROM
		test_board.exo
High Address		0x3FFFF
Low Address		0
Upload Format	HEX 💌 🗋	

The uploaded data can be stored in the following formats:

MCS: Intel hexadecimal file format. This is the same format generated by the promgen utility with the –p mcs option.

HEX: Identical to MCS format.

- EXO-16: Motorola S-record format with 16-bit addresses (suitable for 64 KByte uploads only).
- EXO-24: Motorola S-record format with 24-bit addresses. This is the same format generated by the promgen utility with the –p exo option.
- EXO-32: Motorola S-record format with 32-bit addresses.
- XESS-16: XESS hexadecimal format with 16-bit addresses. (This is a simplified file format that does not use checksums.)

XESS-24: XESS hexadecimal format with 24-bit addresses.

XESS-32: XESS hexadecimal format with 32-bit addresses.

After the data is uploaded from the Flash, the default parallel port interface remains in the CPLD. You will need to reprogram the CPLD with the configuration loader bitstream in XSTOOLS\XSA\200\fcnfg.svf if you want the FPGA to be configured from Flash whenever power is applied.

Downloading and Uploading Data to the SDRAM

The XSA-200 Board contains a 256 Mbit, synchronous DRAM (16M x 16 SDRAM) whose contents can be downloaded and uploaded by GXSLOAD. This is useful for initializing the SDRAM with data for use by the FPGA and then reading the SDRAM contents after the FPGA has operated upon it. The SDRAM is loaded with data by dragging & dropping one or more .EXO, .MCS, .HEX, and/or .XES files into the RAM pane of the GXSLOAD window and then clicking on the Load button. This activates the following sequence of steps:

- The FPGA is reprogrammed to create an interface between the SDRAM and the PC parallel port. (This interface is stored in the XSTOOLS\XSA\200\ramintfc.bit bitstream file. The CPLD must have previously been loaded with the dwnldpar.svf file found in the same folder.)
- 2. The contents of the .EXO, .MCS, .HEX or .XES files are downloaded into the SDRAM through the parallel port. The data in the files will overwrite each other if their address ranges overlap.
- 3. If any file is highlighted in the FPGA/CPLD pane, then this bitstream is loaded into the FPGA or CPLD on the XSA-200 Board. Otherwise the FPGA remains configured as an interface between the PC and the SDRAM.

You can also examine the contents of the SDRAM device by uploading it to the PC. To upload data from an address range in the SDRAM, type the upper and lower bounds of the range into the High Address and Low Address fields below the RAM pane, and select the format for the uploaded data from the Upload Format pulldown list. Then click on the file icon and drag & drop it into any folder. This activates the following sequence of steps:

1. The FPGA is reprogrammed to create an interface between the SDRAM device and the PC parallel port.

- 2. The SDRAM data between the high and low addresses (inclusive) is uploaded through the parallel port.
- 3. The uploaded data is stored in a file named RAMUPLD with an extension that reflects the file format.

<mark>X</mark> gxsload		_ 🗆 X
Board Type XSA	x-200 💌	Load
Port LPT	1 🔻	Exit
FPGA/CPLD	RAM	Flash/EEPROM
High Address	0x1FFFFF	
Low Address	q	
Upload Format	HEX 🔽 💦	HEX 🔽 🗀

The 16-bit data words in the SDRAM are mapped into the eight-bit data format of the .HEX, .MCS, .EXO and .XES files using a Big Endian style. That is, the 16-bit word at location N in the SDRAM is stored in the eight-bit file with the upper eight bits at address 2N and the lower eight bits at address 2N+1. This byte-ordering applies for both RAM uploads and downloads.

4


Programmer's Models

This section describes the various sections of the XSA-200 Board and shows how the I/O of the FPGA and CPLD are connected to the rest of the circuitry. The schematics which follow are less detailed so as to simplify the descriptions. For more information, you can find a table of FPGA and CPLD pin connections and detailed schematics at the end of this manual.

XSA-200 Board Organization

The XSA-200 Board contains the following components:

- FPGA: This is the main repository of programmable logic on the XSA-200 Board.
- CPLD: This manages the interface between the PC parallel port and the rest of the XSA-200 Board. It can also configure the FPGA with a bitstream from Flash.
- Oscillator: A fixed-frequency oscillator generates the master clock for the XSA-200 Board.
- SDRAM: A 256 Mbit SDRAM provides volatile data storage accessible by the FPGA.
- Flash: A 16 Mbit Flash device provides non-volatile storage for data and FPGA configuration bitstreams.
- LED: A seven-segment LED allows visible feedback as the XSA-200 Board operates.
- DIP switch: A four-position DIP switch passes settings to the XSA-200 Board and controls the upper address bits of the Flash device.
- Pushbuttons: Two pushbuttons send momentary contact information to the FPGA.
- PS/2 Port: A keyboard or mouse can interface to the XSA-200 Board through this port.
- VGA Port: The XSA-200 Board can send signals to display graphics on a VGA monitor through this port.
- Parallel Port: This is the main interface for passing configuration bitstreams and data to and from the XSA-200 Board.



Prototyping Header: Many of the FPGA I/O pins are connected to the 84 pins on the bottom of the XSA-200 Board that are meant to mate with solderless breadboards or an XST-2 Board.

• Figure 3: XSA-200 Board programmer's model.

Programmable logic: FPGA and CPLD


The XSA-200 Board contains two programmable logic chips:

- A 200-Kgate XILINX Spartan-II FPGA in a 256-pin BGA package (XC2S200-5FG256) is the main repository of programmable logic on the XSA-200 Board.
- A XILINX XC9500XL CPLD (<u>XC9572XL-10VQ64</u>) is used to manage the configuration of the FPGA via the parallel port. In stand-alone mode, the CPLD also configures the FPGA with a bitstream from the Flash RAM.

100 MHz Fixed-Frequency Oscillator

An oscillator provides a fixed, 100 MHz clock signal to a dedicated clock input of the CPLD. From this clock, the CPLD generates two clock signals, CLKA and CLKB, that go to dedicated clock inputs of the FPGA. This allows the CPLD to control the FPGA clocks. By default, the CPLD outputs 100 MHz and 50 MHz clocks on CLKA and CLKB, respectively. The clock-divider circuit in the CPLD can be reprogrammed to send lower-frequency clocks to the FPGA if desired.


The CLKB signal also exits through a pin on the prototyping header, so it can be used as a clock for an external system connected to the XSA-200 Board. Or the external system can send a clock directly to the FPGA through the dedicated CLKC pin of the prototyping header.



Synchronous DRAM

The XSA-200 Board incorporates a 16M x 16 SDRAM (K4S561632ETC75) that connects solely to the FPGA as shown below. Note that the clock signal is re-routed back to a dedicated clock input of the FPGA to compensate for clock delays to the SDRAM, thus allowing synchronization of the FPGA's internal operations with the SDRAM operations.

This <u>application note</u> describes an SDRAM controller that makes the SDRAM appear like a simple static RAM to the rest of the circuitry in the FPGA.




Flash RAM

The CPLD and FPGA connect to a 16 Mbit Flash RAM (S29AL016M10TAl020) that operates in either byte mode (2M x 8) or word mode (1M x 16). The CPLD uses the byte mode as it only has access to the lower eight bits of the Flash data bus, while the FPGA connects to the entire 16-bit data bus and can select either mode using the BYTE# control line.

The FPGA has access to the entire Flash address bus so it can read or write any location. For this reason, the FPGA is used to pass data between the parallel port and the Flash when GXSLOAD downloads/uploads files to/from the Flash. The CPLD, however, is not connected to the upper two address lines so it can only access a quadrant of the Flash. The quadrant is selected by two DIP switches connected to the upper address lines. On power-up in stand-alone mode, the CPLD configures the FPGA with a bitstream retrieved from the selected quadrant, so the DIP switches can be used to select between four

separate bitstreams stored in the Flash. (See the <u>application note</u> on the XSA Board Flash configuration circuit for more details on this.)


After power-up, any application circuit loaded into the FPGA can read and/or write the Flash. To avoid contention, the CPLD is programmed to release control of all Flash address/data/control lines whenever the FPGA lowers the Flash CE# line. When the Flash is disabled by raising CE#, the I/O lines connected to the Flash are available for general-purpose communication between the FPGA and the CPLD.




Seven-Segment LED

The XSA-200 Board has a 7-segment LED digit for use by the FPGA or the CPLD. Segments of the LED glow when a logic-high level is applied to them.

The LED shares the same eight-bit data bus that interconnects the CPLD, the FPGA configuration port and the lower-byte of the Flash RAM data bus. The connections between the LED segments and the data bus are shown below. (We use two distinct labelings of the LED segments in our documentation and design examples, so we show the connections for both.)






DIP Switches and Pushbuttons

Four DIP switches are attached to the FPGA. When closed (ON), each switch pulls the connected pin of the FPGA to ground. The pin is pulled high through a resistor when the switch is open (OFF).


Two of the DIP switches also connect to the upper two bits of the Flash address bus. These DIP switches are used to select the Flash quadrant holding a bitstream that will be loaded into the FPGA by the CPLD on power-up. The FPGA also connects to two pushbuttons. Each pushbutton applies a low level to its FPGA pin when pressed and a resistor pulls the pin to a high level when the pushbutton is released.

Small resistors are placed in series between the FPGA and the switches and pushbuttons to prevent damage if the FPGA tries to drive a pin that is being pulled low.



PS/2 Port


A PS/2 port provides the FPGA with an interface to either a keyboard or a mouse. The FPGA receives two signals from the PS/2 interface: a clock signal and a serial data stream that is synchronized with the falling edge of the clock. (For more details on using the PS/2 port and a simple circuit for receiving keystroke information from a keyboard, see this application note.)



VGA Port

The FPGA can generate a video signal for display on a VGA monitor. The FPGA outputs three bits each of red, green, and blue color information to a simple resistor-ladder DAC. This provides a palette of $2^3 \times 2^3 \times 2^3 = 512$ colors. The outputs of the DAC are sent to the

RGB inputs of a VGA monitor. The FPGA also generates the horizontal and vertical sync pulses (HSYNC#, VSYNC#). (See this <u>application note</u> for more details on a simple circuit for generating VGA signals that displays an image stored in SDRAM.)




Parallel Port

The parallel port is the main interface for communicating between the XSA-200 Board and a PC. Control line C0 and status line S6 connect directly to the FPGA and can be used for bidirectional communication between the FPGA and PC. The CPLD handles the fifteen remaining active lines of the parallel port as follows.


Three of the parallel port control lines, C1–C3, connect to the JTAG pins through which the CPLD is programmed. The C1 control line clocks configuration data presented on the C3 line into the CPLD while the C2 signal steers the actions of the CPLD programming state machine. Meanwhile, information from the CPLD returns to the PC through status line S7.

The eight data lines, D0–D7, and the remaining three status lines, S3–S5, connect to general-purpose pins of the CPLD. The CPLD can be programmed to act as an interface between the FPGA and the parallel port. The CPLD connects to the FPGA configuration pins so it can pass bitstreams from the parallel port to the FPGA. The actual configuration data is presented to the FPGA on the same 8-bit bus that also connects to the Flash and seven-segment LED. The CPLD also drives the configuration pins (CCLK, PROGRAM#, CS#, and WR#) that sequence the loading of a bitstream into the FPGA. The CPLD can monitor the status of the bitstream download through the INIT#, DONE, and BSY/DOUT pins.

The CPLD also has access to the FPGA's JTAG pins: TCK, TMS, TDI, and TDO. The TMS, TDI, and TDO pins share the connections with the BSY/DOUT, CS#, and WR# pins. The CPLD can be programmed with an interface that allows configuration of the FPGA through the JTAG pins using the XILINX iMPACT software (see this <u>application note</u> for more details). Jumper J9 allows the connection of status pin S7 to the general-purpose CPLD pin that also drives status pin S5. This is required by the iMPACT software so it can check for the presence of the downloading cable.



After the FPGA is configured with a bitstream and the DONE pin goes high, the CPLD switches into a mode that connects the parallel port data and status pins to the FPGA. This lets the PC pass data to the FPGA over the parallel port data lines while receiving data from the FPGA over the status lines. The active connections between the FPGA, CPLD and the parallel port after configuration are shown below.




The FPGA sends data to the PC by driving logic levels onto the A0, A1 and A2 Flash address lines which pass through the CPLD and onto the parallel port status lines S3, S4 and S5, respectively. Conversely, the PC sends data to the FPGA on parallel port data lines D7–D0 and the data passes through the CPLD and ends up on the A15–A8 Flash address lines, respectively. The FPGA should never drive A15–A8 unless it is accessing the Flash, otherwise the CPLD and/or FPGA could be damaged. The CPLD can sense when the FPGA lowers the Flash CE# and it will release the Flash address lines so the FPGA can drive them without contention.

The CPLD also drives the decimal-point of the LED display (connected to Flash data line D1) to give a visual indication when the FPGA is configured with a valid bitstream. Unless it is accessing the Flash RAM, the FPGA should never drive Flash data line D1 to a low logic level or it may damage itself or the CPLD. But when the FPGA lowers the Flash CE#, the CPLD will stop driving the LED decimal-point to allow the FPGA access to data line D1 of the Flash.

For more details on how the CPLD manages the interface between the parallel port and the FPGA both before and after device configuration, see <u>this application note</u>.

Prototyping Header

The pins of the FPGA are accessible through the 84-pin prototyping header on the underside of the XSA-200 Board. Pin 1 of the header (denoted by a square pad) is located in the middle of the left-hand edge of the board and the remaining 83 pins are arranged counter-clockwise around the periphery. The physical dimensions of the prototyping header and the pin arrangement are shown below.



A subset of the FPGA pins connects to the prototyping header. These pins are not connected to any of the other components on the XSA-200 Board so they are completely free to use for I/O operations with external systems without any restrictions.

The number of the FPGA pin connected to a given header pin is printed next to the header pin on the board. This makes it easier to find a given FPGA pin when you want to connect it to an external system.



The following tables list the pin numbers of the FPGA and CPLD along with the pin names of the other chips that they connect to on the XSA-200 Board and the XST-2.x Board.

PS/2 Port VGA Port Protocol Protocol <t< th=""><th>0</th><th>Connections Between the FPGA, CPLD and other Components on the XSA-200 Board</th><th></th><th>I FUA,</th><th></th><th>other Con</th><th>nponents</th><th>on the)</th><th>KSA-200 B</th><th>soard</th><th></th><th></th><th>and the X</th><th>ST-2.x Bo</th><th>ard</th><th></th></t<>	0	Connections Between the FPGA, CPLD and other Components on the XSA-200 Board		I FUA,		other Con	nponents	on the)	KSA-200 B	soard			and the X	ST-2.x Bo	ard	
	Net Name	FPGA	CPLD	LEDs	Switch / Buttons	SDRAM	Flash	_	-	2 Port VGA Pc		 Switch Button	SRAM ID	E Intfc. Ster		Serial Port
Here Here <th< td=""><td>2.5V</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>22</td><td></td><td></td><td></td><td></td><td></td></th<>	2.5V										22					
Refericion (1) Production (1) Product	3.3V										54					
0 0	LKA	R8 (GCK1)	60								7					
Outcode Sector	LKB	B8 (GCK3)	57								1					
110 30000 10000 3		C9 (GCK2)	52 /TDO								64					
1 2 3	ASH-AD	13	001) 00 64				AO		53							
Dia 46 1 25 35<	LASH-A1	C10	50				A1		S4							
MI 44<	LASH-A2	D10	49				A2		S5							
011 021 <td>LASH-A3</td> <td>A11</td> <td>48</td> <td></td> <td></td> <td></td> <td>A3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	LASH-A3	A11	48				A3									
x, y,	LASH-A4	B11	47 46				A4 A5									
Bit Main	LASH-A6	A12	45				A6									
EF3 90 100 M3 00 M3 00 M3 00 M3 00 M3 M3 FF3 33 10 33 10 1	LASH-A7	B12	44				A7									
C(6) 39 N N N F13 38 N N N K13 N N N N K13 N N N N K14 N N N N K13 N N N N K14 N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N	LASH-A8	E13	40				A8		DO					_		
E4 38 A10 D2 D3 D4 F13 38 A1 D3	-ASH-A9	C16	39				A9		5							
F10 55 411 412 55 413 414	LASH-A10	E14	38				A10		D2							
EFS 33 1 M3 M3<	ASH-A11	D16	36 26				A11		D3							
612 33 44 M43 M44	ASH-A12 ASH-A13	F15	32				A12 A13		40 12							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ASH-A14	G12 G12	33.4				A14		200							
HIG 13 13 MIG	ASH-A15	G13	32				A15		D7							
M13 43 M14 M15 M15 M16 M15 M16	ASH-A16	H16	13				A16									
Mi0 SW1-2 A18 O SW1-1	ASH-A17	A13	43				A17									
Ki1 Math	ASH-A18	M10			SW1-2		A18									
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	ASH-D8	K12			1-1 100		800									
	ASH-D9	L15					600									
K146 K146 D011 D013 D014 D014 <th< td=""><td>ASH-D10</td><td>K13</td><td></td><td></td><td></td><td></td><td>DQ10</td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td><td></td><td></td></th<>	ASH-D10	K13					DQ10							_		
	ASH-D11	L16					DQ11									
Kin Kin <td>ASH-D12</td> <td>K14 K15</td> <td></td> <td></td> <td></td> <td></td> <td>DQ12</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	ASH-D12	K14 K15					DQ12									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ASH-D14	K16					DQ14									
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ASH-D15	J14	12				DQ15/A-1									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ASH-BYTE#	J15	,				BYTE#									
	ASH-CE# ASH-OF#	611 114	- ~				E#									
	ASH-RDY	C12					RY/BY#									
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ASH-RESET#	A14					RESET#									
	ASH-WE#	D12	42				WE#									
	GA-CCLA	B13 (CCLK)	50													
	GA-DIN-D0	D14 (DIN/D0)		LED-C (S1)			DQO									
	GA-D1	E16 (D1)		LED-DP			DQ1									
	GA-D2	F15 (D2) G16 (D3)		LED-B (S4)			D02									
	GA-D4	J16 (D4)		LED-F (S5)			DQ4									
N16 (D6) 10 LED-E (S2) DO6 I D06 I I I I I I I I I LED-E (S0) D07 I LED-D (S0) D07 I I LED-D (S0) I I LED-D (S0) I <td>GA-D5</td> <td>M16 (D5)</td> <td></td> <td>LED-G (S3)</td> <td></td> <td></td> <td>DQ5</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	GA-D5	M16 (D5)		LED-G (S3)			DQ5									
	GA-D6	N16 (D6)		LED-E (S2)			DQ6									
C15 (DOUTRUEX) 5 6 9 10 <	GA-D/	R14 (D/)		LEU-U (SU)			חמי									
N15 (NIT#) 61 0 0 0 55 55 P15 (PROGRAM#) 62 6 0 0 55 55 A15 (TDI) 55 6 0 0 0 16 15 A15 (TDI) 55 0 0 0 0 0 16 15 B14 (TDO) 56 0 0 0 0 0 0 16 16 D3 (TMS) 51 0 <	GA-DOUT-BSY		51													
P15 (PROGRAM#) 62 55 56 56 56 56 56 56 56 56 57 50 71 76 77 70 71 <th71< th=""> 71 71</th71<>	GA-INIT#	N15 (INIT#)	61													
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	GA-PROG#	P15 (PROGRAM#)	62								55	PUSHB1				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	GA-TCK	C4 (TCK)	58 53								16					
D3 (TMS) 51 0	GA-TDO	R14 (TDO)	27 279								30					
C13 (WRITE#) 56 <th<< td=""><td>GA-TMS</td><td>D3 (TMS)</td><td>51</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>17</td><td></td><td></td><td></td><td></td><td></td></th<<>	GA-TMS	D3 (TMS)	51								17					
H15 17 OUT CO CO CO CO H15 30 (TCK) 00 T CO CO <td>GA-WR#</td> <td>C13 (WRITE#)</td> <td>56</td> <td></td>	GA-WR#	C13 (WRITE#)	56													
H15 1/ 001 H15 30 (TCK) 001 29 (TMS) 29 (TMS) 10 10 10 28 (TDI) 28 (TDI) 10 10 10 10 31 28 (TDI) 10 10 10 10 10 31 28 10 10 10 10 10 10 10 31 25 20 20 20 20 20 20 20 20 20 20 20 20 20			ŗ					H C			52					
30 (TCK) 30 (TCK) 29 (TWS) 29 (TWS) 29 (TMS) 28 (TDI) 28 (TDI) 28 (TDI) 31 31 31 31 31 31 31 31 31 31 32 31 23 33	ASTER-CLA	Н15	/-					3	G							
29 (TMS) 29 (TMS) 28 (TDI) 28 (TDI) 31 31 25 24 23 23	-C1		30 (TCK)						C 2							
28 (TDI) 31 25 24 23 23 23	-C2		29 (TMS)						C2							
2	ទុក		28 (TDI)						S C							
23	-D0		31 25						3 2							
23	-02		24						02							
	o-D3		23						D3							

Connecti	Connections Between the FPGA, CPLD and	h the FPG	A, CPLD and		other Components on the XSA-200 Board	s on the	XSA-200	Board				and the	and the XST-2.x Board	Board		
Net Name FP	FPGA CPLD	D LEDs	s Switch / Buttons	SDRAM	Flash	Osc	Parallel PS Port	PS/2 Port VGA Port	Port Proto. Header	LEDS	Switch Button	SRAM	IDE Intfc.		USB	Serial Port
PP-D4	22						D4									
PP-D5	20						D5									
PP-D6	19						D6									
PP-S3	77						23									
PP-S4	16						S4									
	15						S5									
PP-S7	2						S7									
	F4							CLK								
	- E1							DATA								
	t <u>-</u>			A1												
	12			A2												
	14			A3												
	5			A4												
SDRAM-A5 N	16 16			A5												
	0			A7												
	12			A8												
	2			A9												
	e.			A10												
	13			A11												
	12			A12												
	5 0			BAO												
	1 5			DOD												
	1.2			100 100												
	5			D02												
				DQ3												
	3			DQ4												
	-2			DQ5										_	_	
				DQ6												
				DQ7												
	14															
	<u>8</u> 5			ADU ADU												
	4 5			DQ11												
	31			DQ12												
	72			DQ13												
	15			DQ14												
SDRAM-D15 C	1.22			DQ15												
				C C K L												
SDRAM-CLKFB N8 (G	3CK0)			CLK												
\mid	13			CS#												
	5			CAS												
	2 2															
	22			LDQM												
	÷			UDQM												
	11		SW1-3													
	10		SW1-4													
	22		SW3													
	4							BLU	JE0							
	ۍ ر							BLU								
	0							GRFF								
\square	(5							GRE	EN1							
	21							GREI	EN2							
VGA-RED0 J VGA-RED1 M	1							RED0	8 2							
	-2							REI	20							
	(4							HSY	NC#							
	4							VSYI								
	7								- ~							
PROTO4 C	B/ C7								0 4			RAM-A4 RAM-A3	IDE-D15		+	
	16	L							5		DIPSW5		DE-DA1	-	-	
-						_										

Name		_					Parallel		Proto		h SRAM	I IDE Intfc.	Stereo	asii	Serial
	FPGA CPLD	 LEDs	Switch / Buttons	SDRAM	Flash	Osc		PS/2 Port VGA Port	-	_	_			1	Port
	D7 D7 B6								6 LED1-E 7		BAM-CE#	#	AUDIO-SDTO	0	
	E7								- 8	DIPSW7		Ę			RS232-RT
PROT09 (C6								9 10 DADIEDO		6 MAD		AUDIO-MCLK	×	
	B5								12	2					
	D6								13						
PROTO14 /	A4 B4								14					č	RS032_TD
	E6								19						01-70-10
	A3								20					USB-SDA	
	B3								21						
	P5 T4								23				# 9		
PROTO25 F	R5								25						
	P6								26						
	M7								27						
PROTO28	R6								28						
	T6								31						
	P7								32						
	R7								33						
	T14														
PROT035	T7 50								35 BARLED5	ED5	RAM-D3	IDE-D4			
	Тя								37	PUSHB4	4 9				
	T9														
	R9								39 BARLED3	ED3	RAM-D5	IDE-D2			
PROT040	6d									ED2	RAM-D(
	N9									ED1	KAM-D				
	310								43						
	P10														
	T11								45 LED2-DP	d d	RAM-A1	IDE-DMACK#	#X		
	312								40 47						
PROT048 N	V11								48						
	T13														
PROTO51 R	R13								51 LED2-E	ч	RAM-A10			USB-INT#	
	M11														
	N12								56 LED2-G	φ	RAM-A11			USB-SUSPEND	Q
PROTO58 T	F13 T15									р ц	RAM-A8 RAM-A8		- F		
	R16									- 	RAM-A13	3 IDE-D10			
	M13	\vdash								Ą	RAM-A15	5 IDE-D11			
	P16								61			RAM-OE# IDE-D9			
PROTO63 N	L12 M14								63	Netin					
	H14								66 BARLED10	ED10			AUDIO-LRCK	¥	
PROTO67 H	H13 G15								67	PUSHB2	N		#1		
	G13 G14								69	DIPSW	-				
	F16									DIPSW3			AUDIO-SDT		
PROTO71 F	F14								71 BARLED9	ED9	RAM-A16	6 IDE-IORDY			
	B16								73						
	E11								74						
	D11								75						
PRUIU/6 E	E10 B10								77	DIPSMA					
	A10										RAM-A14			2	
	D9								Π	ф	RAM-A12	2 IDE-D13			
PROT080	B9								80 BARLED7 81 RAPIED6	ED7	RAM-D0			ě ă	RS232-RD PS232-CT
	A8									2) 	RAM-A			2	10-2020
	C8								83 LED1-A	Ą	RAM-A6				
PROTO84	D8									ЧŌ	RAM-A5				



The following pages show the detailed schematics for the XSA-200 Board.

U1 XC2S200-5FG256C

GND	A1_GND8A1	SDRAM-D13	<u>A2</u> I/08A2	PROTO20	A3_IO_VREF_0	PROTO14	<u>A4</u> I/08A4	4 PROTO10	<u>A5</u> I/08A5	PR0T05	A6_I/08A6
SDRAM-D12	B1 IO_VREF	_7081 GND	B2_GND0B2	PROTO21	<u>B3</u> I/08B3	PR0T018	B4_IO_VRE	EF_0084 pR0T012	<u>85</u> I/0885	PROTO7	<u>B6</u> I/08B6
SDRAM-D1	C1_IO_VREF	70C16DRAM-DØ	<u>C2</u> I/O@C2	+2.5V	C3_VCCINT@C3	FPGA-TCK	<u>C4</u> TCK	SDRAM-D15	<u>C5</u> I/08C5	PROTO9	
SDRAM-D3		_70D1 SW3	<u>D2</u> I/08D2	FPGA-TMS	D3_TMS	+2.5V	D4_VCCIN	T@D4 SDRAM-D14	<u>D5</u> I/08D5	PROT013	<u>D6</u> I/08D6
PS2-DATA	<u>E1</u> I/08E1	SDRAM-D10	<u>E2</u> I/08E2	SW2	<u>E3</u> I/08E3	SDRAM-D11	<u>E4</u> I/08E4	t +2,5V	E5_VCCINT8E5	PROT019	<u>E6</u> I/08E6
SDRAM-D6	F1 I/08F1	SDRAM-D5	F2 I/08F2	SDRAM-D4	F3_1/00F3	PS2-CLK		4 SDRAM-D2	F5 I/08F5	GND	F6 GND0F6
SDRAM-WE#	G1_IO_IRDY®	GIGDRAM-LDQM	<u>G2</u> I/08G2	SDRAM-D7	<u>63</u> I/08G3	SDRAM-D8	<u>64</u> I/08G4	4 SDRAM-D9	<u>65</u> I/0865	GND	G6 GND8G6
	<u>H1</u> I/08H1		<u>H2</u> I/08H2		H3_IO_VREF_7				H5_VCC0_78H5		<u>H6</u> VCC0_78H6
	<u></u>				J3_IO_VREF_6						VCC0_60J6
	<u>K1</u> I / O@K1		K2 I/08K2			VGA-HSYNC#			K5 I/08K5		K6 GND8K6
	_ <u>L1_</u> I/08L1		L2_I/08L2		<u>L3</u> I/08L3				<u>_L5_</u> I/08L5		L6 GND8L6
					<u>M3</u> I/08M3				M5_VCCINTEM5		<u>M6</u> I/08M6
	NI_IO_VREF.				<u>N3</u> MØ			TEN4 SDRAM-A8			<u>N6</u> I/08N6
	<u></u>				P3_VCCINTEP3		P4_NC8P4		P5 I/08P5		
	<u></u> I/08P1 <u>R1</u> I/08R1		R2_GND8R2		<u></u> 0CCINTEP3 R3M2_	•	R4_NC8R4		<u></u>		
GND	T1_GND@T1	VGA-RED2	IZIU_VREF	_58T&DRAM-A7	<u>13</u> 170813	PROTO24	<u>11</u> 10_0Rt	EF_50T\$DRAM-A4	15 1/0815	PROTO31	<u></u> I/00T6
PROT01	<u>A7</u> I/08A7	PROTO82	<u>A8</u> I/08A8	PROTO81	<u>A9</u> I/08A9	PROT078	A10 I/OBA1	0 FLASH-A3	<u>A11</u> I/08A11	FLASH-A6	A12_I/08A12
PROTO3	B7 IO_VREF	_00B7 CLKB	B8 GCK3	PROT080		0B9 PROTO77	B10 I/08B1	0 FLASH-A4	<u>B11</u> I/08B11	FLASH-A7	B12_I/08B12
PROT04	<u>C7</u> I/08C7	PROTO83	<u></u>	CLKC	C9 GCK2	FLASH-A1	<u>C10</u> I/OBC1	0 FLASH-A5		CLASH-RDY	<u>C12</u> I/O8C12
PR0T06	<u> 07</u> I/08D7	PROTO84		PROT079	<u>D9</u> I/08D9	FLASH-A2	<u>D10</u> I/08D1	LO PROTOZS	<u>D11</u> I/O8D11	FLASH-WE#	<u>D12</u> I/O@D12
	E7_I/08E7		E8_UCC0_06		E9_VCC0_18E9		E10 I/00E1				E12_VCCINT@E12
	F7_GND8F7						F10 GNDEF:		F11 GND8F11		F12 I/08F12
	G7 GND@G7		G8 GND8G8		G9 GND8G9		G10 GND8G	0.10			<u>G12</u> I/08G12
	HZ GND8HZ		H8 GND8H8		H9 GND8H9		H10 GND®H:		H11_VCC0_28H11		H12_VCC0_28H12
	J7_GND0J7		J8_GND8J8		J9_GND0J9		J10 GND8J:		VCC0_38J11		VCC0_38J12
	K7_GND8K7		K8 GND8K8	671167	K9 GND8K9		K10 GND8K		<u>K11</u> GND@K11		<u>K12</u> I/08K12
	LZ_GND8L7				L9_UCCO_40LS		L10 GNDBL:		L11_GND@L11		L12_I/08L12
			<u></u>								
	<u>M7</u> I/08M7				<u>M9_</u> VCCO_48M9				<u>M11</u> I/OBM11		M12_VCCINTEM12
	<u>N7</u> I/08N7	SDRAM-CLK			<u>N9</u> I/08N9		N10 I/ORN1		<u>N11</u> I/O@N11		<u>N12</u> I/08N12
	<u>P7</u> I/08P7								<u>P11</u> I/08P11		P12_I/08P12
	<u>R7</u> I/08R7				<u>R9</u> I/08R9		<u>R10</u> I/OBR1		R11 I/OBR11		R12 I/OBR12
PROTO35	<u>17</u> 1/0817	PROTO37	<u></u> I/00T8	PROT038	<u>19</u> 1/0019	PROT042	<u></u> I/0@T1	PROTO45	IUVREF78	PROTO46	
FLASH-A17	A13 I/08A13	FLASH-RESET#	A14_IO_VREF	_18A1PPGA-TDI	A15 TDI	GND	A16 GNDBA	16			
FPGA-CS#	<u>B13</u> I0_CS	FPGA-TD0	<u>B14</u> TD0	GND	<u>B15</u> GND@B15	PR0T073	<u>B16</u> I/08B1	16			
FPGA-WR#	<u>C13</u> IO_WRITE	+2.5V	C14 UCCINT	PGA-DOUT-BSY	<u>_C15_</u> I0_DOUT_B	US¥LASH-A9	<u>C16</u> I/O@C1	16			
+2.5V	D13_VCCINT®	Ĵ ⊧\$ PGA-DIN-DØ		DØ FPGA-CCLK	D15 CCLK	FLASH-A11	D16 I/00D1	16	FPGA-WR#	1 8 FI	PGA-TD0
FLASH-A8	E13 IO_VREF	_28613ASH-A10	<u>E14</u> I/08E14	FLASH-A13	<u>E15</u> I/08E15	FPGA-D1	<u>E16</u> I0_D1		FPGA-CS#	2 🦳 🔶 FI	PGA-TDI
FLASH-A12	F13 IO_VREF	_20F13pR0T071	F14 IO_VREF	_20F1 #PGA-D2	F15_I0_D2	PROT070	F16 I/00F1	16 F	PGA-DOUT-BSY		PGA-TMS
FLASH-A15	<u>613</u> I/08G13	PROTO69	<u></u>	PR0T068	<u>615</u> I/08G15	FPGA-D3	<u>616</u> I0_D3			14C 470	
PR0T067	HI3 IO_VREF.	_20H130R0T066	<u>H14</u> I/08H14	PP-CØ	<u>H15</u> I/08H15	FLASH-A16	<u>H16</u> I0_IRD	CYEH16	R	4 <u>5</u> 14D 470	
	<u></u>				J15 IO_TRDY@J					R12	PGA-PROG#
FLASH-D10	<u>K13</u> I/00K13	FLASH-D12	<u>K14</u> I/08K14	FLASH-D13	<u>K15</u> I/08K15	FLASH-D14	<u>K16</u> I0_VR	EF_38K16	+3.3V	4.7K	
				_38LFLASH-D9			L16 I/OBL1			R13 WM FI 4.7K	PGA-INIT#
	M13_10_VREF				M15 I/08M15		M16_I0_D5		+3.3V	4.7K	
	N13 VCCINTE				N15_I0_INIT		<u>N16</u> I0_D6			R8 FI	PGA-DONE
	<u>P13</u> I/O8P13			PITPGA-PROG#			<u>P16</u> I/08P1	16	+3.3V	4.7K	
	<u></u>				R15_GND@R15		<u>R16</u> I/08P1				
			<u>T14</u> I/08T14		<u>T15</u> I/08T15		T16 GND8T:				
PRUTUTS	<u>T13</u> I/00T13	PRUTU31	1/00111	PR01058		GND	01001	10			
+3.30	+3.3V +3.	3V +3.3V	+2.5	5V +2.5V +	2.5V +2.5V						
Ť	ΤŤ	Ť	Ť	Ť	T T						
<u>C8</u>	C9C uF 0.01uF 0	10 <u>C</u> 11	C4		<u>C6</u> <u>C</u> 7						
0.01	uF 0.01uF 0	.01uF 0.01uF	0.	01uF 0.01uF	⊕ ⊕ €	-					
010		OND	0100	OND ON							
GND	GND GND	UND	GND	ann Al			Г				
								FPGA			
							l l	TTT: F.	200		
								TITLE: xsa	-200 		
							l l	Document N	umber:		REV
							L				
								D-+ 7/00	10004 11-10-	~~	

Date: 7/20/2004 11:12:22a Sheet: 1/10

