<table>
<thead>
<tr>
<th>Current Simulation Time: 6700 ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>dFF</td>
</tr>
<tr>
<td>dvFF</td>
</tr>
<tr>
<td>data_out</td>
</tr>
<tr>
<td>clk</td>
</tr>
<tr>
<td>dTF</td>
</tr>
<tr>
<td>reset</td>
</tr>
<tr>
<td>dvTF</td>
</tr>
<tr>
<td>bit_pos[4:0]</td>
</tr>
<tr>
<td>cur_state[2:0]</td>
</tr>
<tr>
<td>next_sta</td>
</tr>
<tr>
<td>mem_in[31:0]</td>
</tr>
<tr>
<td>mem_out[31:0]</td>
</tr>
<tr>
<td>mem_write</td>
</tr>
<tr>
<td>mem_addr</td>
</tr>
<tr>
<td>last_addr[7:0]</td>
</tr>
<tr>
<td>inc_mem</td>
</tr>
</tbody>
</table>