## LAB Assignment #4 for ECE 522

Assigned: Mon., Oct 12, 2015 Part I: Due: Wed., Oct. 14, 2015 Part II: Due: Mon, Oct. 19, 2015

# Description: Finish the LCTest\_Driver.vhd state machine from the starter code. Simulate it.

#### Part I:

1) Important Notes: Many of the problems most of you have been having are related to the recent discovery that Vivado does not support timing simulations of designs described in VHDL (only verilog designs are supported). It is astonishing that Xilinx had made that decision given the size of the user base that codes in VHDL. I spent the entire fall break + weekend trying to find workarounds for this problem and only came up with two:

- Use Vivado 2014.4, which allows you to configure the simulation tool to use other 3rd party simulators. Since we have Cadence, I used IES (Incisive Enterprise Simulation) and every-thing worked fine. A student version of ModelSim (vsim) is also available for download if you are so inclined.
- Run only behavioral simulation in Vivado 2014.2 (FIRST/Top option in the simulation menu pop-up).

Since I'm giving you the LaunchCaptureEngine.vhd code, you do not need to run timing simulations (Post Implementation) since I've worked out all the timing issues for you using IES. The IES waveform window is shown below along with the behavioral simulation window to illustrate the differences. Note that all FF and LUT delays in behavioral are ZERO. However, the phase shifted clock still works so you should be able to code-up the state machine as given by the pseudocode below.

I've also reverted to asynchronous RESET in the FF process blocks and removed the reset on the MMCM, both of which were causing reset and testbench difficulties.

Pseudo Code for LCTest\_Driver.vhd

1) idle:

Check 'start', de-assert ready, set target\_phase initial value and start PhaseAdjust (FPA\_start). 2) set\_target\_phase:

Check if PhaseAdjust is done, assert Capture\_ClkEn to capture initial value on next clock. 3) start\_LC:

De-assert Capture\_ClkEn, store 'Capture\_vals' in 'init\_FU\_vals'

4) evaluate\_FU\_outputs:

Check LC is done, if so, compare saved initial values with current values ('Capture\_vals). Store target\_phase in 'resultx' if initial values have changed. Check and store each output value individually since the delays along 'sum' and 'Cout' will be different. Don't allow updates to 'resultx' once a value has been assigned.

5) check\_done

Check if both 'resultx' registers have been assigned values, if not, go to set\_target\_phase else go to idle.

## Timing Simulation



Fig. 1. IES Timing Simulation showing Launch/Capture event.

Behavioral Simulation with Vivado 2014.2:



Fig. 2. Vivado 2014.2 Behavioral Simulation showing Launch/Capture event.

#### Part II: Hardware Demo:

- Modify your existing Vivado project by adding a Zync processor and GPIO to the existing MMCM from Part I to the block diagram.
- Delete *sys\_clock* pin in block diagram and route *FCLK\_CLK0* to the *clk\_in1* pin on the clk\_wiz\_0 instance.
- Enable both channels of the GPIO, make them both 'custom' and make the first GPIO channel 'all inputs' and the second channel 'all outputs'.
- Generate wrapper and add an instance of Top.vhd to the design\_1\_wrapper.vhd file. See figure:



- Delete *LCTD\_start*, *LCTD\_ready*, *Launch\_vals1*, *Launch\_vals2*, *result1* and *result2* from the Top.vhd entity
- Add the two 32-bit ports from the GPIO, *GPIO\_Ins\_tri\_i*, *GPIO\_Out\_tri\_o*. Note that *GPIO\_Ins\_tri\_i* will be an OUT parameter while *GPIO\_Outs\_tri\_o* will be an IN parameter in your Top.vhd module.
- Connect the *LCTD\_start*, *Launch\_vals1* and *Launch\_vals2* to bits of your choice on *GPIO\_Outs\_tri\_o*, and *LCTD\_ready*, *result1* and *result2* to bits of your choice on *GPIO\_Ins\_tri\_i*.
- Change RESET to reset\_mmcm and change its direction to OUT. Inside your Top.vhd, you should assign 0 to this signal, i.e., reset\_mmcm <= `0';</li>
- Make the existing *RESET* a signal within Top.vhd and optionally connect it to a bit of *GPIO\_Outs\_tri\_o* so that you can do a 'software' reset of your PL logic from your C program. Otherwise, connect it to '0', similar to *reset\_mmcm* above.

Be sure to delete *clk\_out1*, *clk\_out2*, *gpio\_ins\_tri\_i*, *gpio\_outs\_tri\_o*, *locked*, *psdone*, *psen*, *psinc-dec* and *reset\_rtl* from the design\_1\_wrapper entity.

See figure

libra	ry IEEE;
use I	EEE.STD LOGIC 1164.ALL:
use I	EEE.NUMERIC_STD.all;
entit	y Top is
po	rt (
	LCTD_start: in std_logic;
	LCTD ready: out std logic;
	Clk Launch : in std logic;
	Clk Capture : in std logic;
	psdone : in std_logic;
	<pre>psen : out std_logic;</pre>
	<pre>psincdec : out std_logic;</pre>
	reset_mmcm : out std_logic
	Launch_vals1: in std_logic_vector(2 downto 0);
	Launch vals2: in std logic vector(2 downto 0);
	result1: out std logic_vector(10 downto 0);
	result2: out std_logic_vector(10 downto 0)
	);
end T	op;
	<b>T</b>
	Ton antity



design\_1\_wrapper entity

- Create a C program that uses 'mmap' to access the GPIO registers.
- Write a simple program that sets the *Launch\_vals1* and *Launch\_vals2* to "000" and "111' (try other combinations here as well after you get these two values to work).
- After setting the launch vector values, assert and then immediately de-assert (on the next instruction) *LCTD\_start*.
- Enter a busy wait loop that loops while *LCTD\_ready* is '0'.
- Once *LCTD\_ready* becomes '1', exit loop, read and print the *result1* and *result2* values.

### Laboratory Report Requirements:

#### Grading:

The grading from this lab will be based entirely on your in-class demo. Bonus points will be given to any implementation feature that goes above and beyond the requirements. Please print out and turn in a copy of your VHDL code.