LAB Assignment #4, for ECE 338

Assigned Sept 25th Due Sept. 30th

Description: Create a project with behavioral VHDL and evaluate the behavioral-to-hardware translation process.

Use Vivado to create a project. Add the following VHDL code which implements counters. Open 'elaborated design' and identify components of the schematic that correspond to elements of the VHDL code. Synthesize and open 'schematic', and identify components. Are there any significant differences? Please keep your lab report to 1 page, and include your name and the title "Lab #4: Behavioral-to-Schematic Translation, Counter". DO NOT EMAIL ANY LAB REPORTS. Print them out and give them to me in class.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity Counter is
   Port (
      clk: in std_logic;
      reset: in std logic;
      ctrl: in std_logic_vector(3 downto 0);
      leds: out std_logic_vector(1 downto 0)
   );
end Counter;
architecture rtl of Counter is
signal cnter1_reg, cnter1_next: unsigned(29 downto 0);
signal cnter2_reg, cnter2_next: unsigned(29 downto 0);
begin
process(clk, reset)
  begin
   if (reset = '1') then
      cnter1 reg <= (others=>'0');
      cnter2_reg <= (others=>'0');
   elsif( rising_edge(clk) ) then
      cnter1_reg <= cnter1_next;</pre>
      cnter2_reg <= cnter2_next;</pre>
   end if;
end process;
-- Counter via conditional signal assignment
   cnter1 next <= cnter1 req + 1 when ctrl(0) = '1' else</pre>
```

```
cnter1_reg;
   leds(0) \le cnter1_reg(29) when ctrl(1) = '1' else
               ′0′;
   process (ctrl, cnter2_reg)
      begin
         leds(1) <= '0';
         cnter2_next <= cnter2_reg;</pre>
-- Counter via if assignment
         if (ctrl(2) = '1') then
            cnter2_next <= cnter2_reg + 1;</pre>
         end if;
        if (ctrl(3) = '1') then
            leds(1) <= cnter2_reg(29);</pre>
         end if;
      end process;
end rtl;
```

This lab is worth 10 points and requires a software demo.