

## LAB Assignment #9, for ECE 338

Assigned Oct. 23th

Due Oct. 30th

### Description: Download the HDMI driver project, synthesize and run it.

Combine labs 7, which includes the processor, BRAM, GPIO, with lab8, which includes an MMCM and the HDMI\_driver code.

a) Begin by copying lab8 z7\_hdmi\_driver VHDL code and the Vivado project to lab9. Preserve the hierarchy just as it existed in lab8.

b) Make a directory in lab9 called VHDL and C\_code, exactly as you had it in lab7. Copy the lab7 VHDL files (**Top.vhd**, **LoadUnloadMem.vhd** and **DataTypes\_pkg.vhd**) to lab9 VHDL directory. Do the same for the C\_code directory -- copy all the files to lab9.

c) Edit **VHDL/Top.vhd** and add the port definitions from **top.vhd** in the hdmi directory (**z7\_hdmi\_driver/src/top.vhd**). Be sure to copy **hdmi\_red**, **hdmi\_green**, **hdmi\_blue**, **hdmi\_hsync**, **hdmi\_vsync**, **hdmi\_enable**, **sw\_r**, **sw\_g**, **sw\_b**.

You do NOT need to copy the **clk** and **reset** signals since they already exist in **VHDL/Top.vhd** as **Clk** and **reset**. Don't forget to add a ';' to one of the port lines after you add the new entity ports otherwise you'll get a syntax error.

d) Copy the **hdmi\_sync** component (if you have one) and the instantiation from **z7\_hdmi\_driver/src/top.vhd** to **VHDL/Top.vhd**. Put the component above the **begin** statement in the architecture definition and the instantiation below the **begin**. Also copy the three assignment statement to **hdmi\_reg**, **hdmi\_green** and **hdmi\_blue** just below the instantiation. Basically, you are copying everything except for **clk** and **reset** from **z7\_hdmi\_driver/src/top.vhd** into **VHDL/Top.vhd**.

e) Save **Top.vhd**.

f) Run vivado from the lab9 vivado directory and open the project. Do the following:

1) Remove **design\_1\_wrapper.vhd** from the project.

2) Replace **top.vhd** under **Top\_0/design\_1\_top\_0\_0/top.vhd** with **Top.vhd** (the file you just edited above). You will NOT use **top.vhd** at all.

3) Add **DataTypes\_pkg.vhd** and **LoadUnloadMem.vhd** to the project.

4) You should see the following:

**U0: Top(beh) (Top.vhd)(2)**

**LoadUnLoadMemMod: LoadUnLoadMem(beh)(LoadUnLoadMem.vhd)**

**hdmi\_sync\_i: hdmi\_sync(rtl)(hdmi\_sync.vhd)**

g) Open the block diagram. You should see lab8's block diagram with the hdmi component. Add the Zynq processor, GPIO and BRAM as you did for lab7 to the block diagram, and configure them exactly the same way.

- h) Run automation to automatically add the **rst\_ps7\_0\_50M** and **ps7\_0\_axi\_periph** blocks. Be sure **FCLK\_CLK0** from the Zynq IP block is connected to **M\_AXI\_GP0\_ACLK** on the **processing\_system7\_0**, the three **ACLK** pins on the **ps7\_0\_axi\_periph** block and the **slowest\_sync\_clk** on the **rst\_ps7\_0\_50M** block.
- i) Double click on the **processing\_system7\_0** to configure it, Click Clock Configuration and expand PL Fabric Clocks. Set **FCLK\_CLK0 Requested Frequency** to 100 MHz (it is 50 MHz by default). You MUST do this -- there used to be a bug in Vivado which may or may not be fixed now. Close the Zynq configuration dialog.
- j) Delete the **sys\_clk** pin, which connects to **clk\_in1** of the **clk\_wiz\_0**. Connect **FCLK\_CLK0** on **processing\_system7\_0** to **clk\_in1** on **clk\_wiz\_0**.
- k) Double click **clk\_wiz\_0** to configure it. Set the Board Interface from **sys\_clk** to **Custom** under the Board tab. Click Clocking Options tab and make sure Primary says 100 MHz (should be set automatically). Close the dialog. (NOTE: You may need to upgrade the IP from last year using the Tools/Report/Report IP Status menu to report the status and then clicking the upgrade selected IP button along the bottom).
- l) Delete all existing ports except for **hdmi\_out**, **DDR**, **FIXED\_IO**.
- m) Drag and drop **Top.vhd** from Sources to the block diagram. This should create a IP block called **Top\_0**.
- n) Connect the **hdmi\_red/green/blue** ports on **Top\_0** to the **In0/1/2** ports on **xlconcat\_0**.
- n) Expand the **RGB** port on **rgb2dvi\_0**. Connect **hdmi\_hsync** on **Top\_0** to **vid\_pHSync** on **rgb2dvi\_0**. Do the same for **Top\_0** ports **hdmi\_vsync** (to **vid\_pVSync**) and **hdml\_enable** (to **vid\_pVDE**).
- o) Connect **clk\_slow** from **clk\_wiz\_0** to **Clk** on **Top\_0**, to **clka** on **blk\_mem\_gen\_0** and to **Pixel-Clk** on **rgb2dvi\_0**.
- p) Connect GPIO ports on **axi\_gpio\_0** to corresponding ports on **Top\_0**, as in lab7.
- q) Connect **blk\_mem\_gen\_0** ports to corresponding ports on **Top\_0**, as in lab7.
- r) Right click on **reset** pin on **Top\_0** and select 'create port'. CLICK ON THE **reset** port and select 'active high'. YOU MUST DO THIS!!! This should eliminate the bubble on the **reset** pin on **Top\_0**.
- s) Right click on each of the **sw\_r**, **sw\_g** and **sw\_b** pins on **Top\_0** and create port.
- t) Validate and save the block diagram. Generate **design\_1\_wrapper.vhd**.
- u) Right click on **design\_1\_wrapper** and 'select as Top'. You MUST do this!!!

Prepare a demo that shows the screen being updated with the switches from lab8 and the C program output from lab7.

This lab is worth 20 points and requires a quick hardware demo.