

LAB Assignment #4, for ECE 338

Assigned Oct. 12th

Due Oct. 17th

Description: Create a project with behavioral VHDL and evaluate the behavioral-to-hardware translation process.

Part A: Use Vivado to create a project. Add the following VHDL code which implements counters. Open 'elaborated design' and identify components of the schematic that correspond to elements of the VHDL code. Synthesize and open 'schematic', and identify components. Are there any significant differences? Please include your name and the title "Lab #4: Behavioral-to-Schematic Translation, Counter".

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity Counter is
    Port (
        clk: in std_logic;
        reset: in std_logic;
        ctrl: in std_logic_vector(3 downto 0);
        leds: out std_logic_vector(1 downto 0)
    );
end Counter;

architecture rtl of Counter is
    signal cnter1_reg, cnter1_next: unsigned(29 downto 0);
    signal cnter2_reg, cnter2_next: unsigned(29 downto 0);

begin

process(clk, reset)
    begin
        if ( reset = '1' ) then
            cnter1_reg <= (others=>'0');
            cnter2_reg <= (others=>'0');
        elsif( rising_edge(clk) ) then
            cnter1_reg <= cnter1_next;
            cnter2_reg <= cnter2_next;
        end if;
    end process;

    -- Counter via conditional signal assignment
    cnter1_next <= cnter1_reg + 1 when ctrl(0) = '1' else
        cnter1_reg;
```

```

leds(0) <= cnter1_reg(29) when ctrl(1) = '1' else
    '0';

process (ctrl, cnter2_reg)
begin
    leds(1) <= '0';
    cnter2_next <= cnter2_reg;

-- Counter via if assignment
    if ( ctrl(2) = '1' ) then
        cnter2_next <= cnter2_reg + 1;
    end if;

    if ( ctrl(3) = '1' ) then
        leds(1) <= cnter2_reg(29);
    end if;
end process;
end rtl;

```

Part B: Use Vivado to create a project. Write your own VHDL code which uses a FF process block and a combinational process block to implement a function (your choice), where the entity outputs are a function of the entity inputs (remember, if you do NOT connect your VHDL statement inputs and outputs to the entity inputs and outputs, Vivado will simply delete the statements you write). You are allowed to change the entity inputs and outputs names, size and directions to anything you like, i.e., they do NOT need to use those given in the VHDL of part A above. But you are not permitted to copy VHDL from any other assignments or from other publicly available sources. Open ‘elaborated design’ and identify components of the schematic that correspond to elements of the VHDL code. Please title “Lab #4: Behavioral-to-Schematic Translation, Storage and Combinational Process Blocks Combined”.

This lab is worth 20 points.