FSMs are sequential machines with "random" next-state logic Used to implement functions that are realized by carrying out a **sequence of steps** -- commonly used as a controller in a large system

The state transitions within an FSM are more complicated than for regular sequential logic such as a shift register

An FSM is specified using five entities: *symbolic states*, *input signals*, *output signals*, *next-state function* and *output function* 



• Mealy vs Moore output



Consider a memory controller that sits between a processor and a memory unit

• Commands include *mem*, *rw* and *burst* 

*mem* is asserted when a memory access is requested

- rw when '1' indicates a read, when '0' indicates a write
- burst is a special read operation in which 4 consecutive reads occur
- Two control signals *oe* (output enable) and *we* (write enable) One Mealy output *we\_me*

ECE UNM

The controller is initially in the *idle* state, waiting for *mem* to be asserted



Once *mem* is asserted, the FSM inspects the *rw* signal and moves to either the *read1* or *write* state on **rising edge of clk** 

- The logic expressions are given on the arcs
- They are checked on the rising edge of the clock
- For example, if *mem* is asserted and *rw* is '1', a transition is made to *read1* and the output signal *oe* is asserted

Algorithmic State Machine (ASM) chart

Flowchart-like diagram with transitions controlled by the rising edge of clk

More descriptive and better for complex description than state diagrams



Each state box has only one exit and is usually followed by a decision box

*Conditional output* boxes can only follow *decision* boxes and list the Mealy outputs that are asserted when we are in this state and the Boolean condition(s) is true

EVERYTHING that follows a state box (to the next state) is next-state combo. logic!

Conversion between state diagrams and ASMs



Conversion process is trivial for the left example

For right example, a decision box is added to accommodate the conditional transition to state s1 when a is true.

A conditional output box is added to handle the Mealy output that depends on both  $state\_reg=s0$  and a='1'





The same general structure is apparent for either state diagrams or ASMs The biggest difference is in how the *decisions* and *conditional outputs* are expressed

When we code this in VHDL, you must view the decision and conditional output logic following a state (up to the next state(s)) as **combinational next-state logic** 

ECE 443

**Finite State Machines** mem'/ reset idle idle mem=1 mem•rw' / we me<=1 burst' rw=1 mem•rw / we\_me <= 1 write read1 oe<=1 we<=1 write read1 burst / -1 we <= 1 re <= 1 read2 oe<=1 burst=1 read2 read3 re <= 1 oe<=1 Memory controller conversion read3 re <= 1 read4 oe<=1 read4 re <= 1

ECE UNM

ECE 443

7

Basic rules:

- For a given input combination, there is **one unique exit path** from the current ASM block
- The exit path of an ASM block **must always lead** to a state box.

The state box can be the state box of the current ASM block or a state box of another ASM block.

### **Incorrect** ASM charts:



There are two exit paths (on the left) if *a* and *b* are both '1' and NO exit path (on the right) when a is '0'

How do we interpret the ASM chart

- At the rising edge of clk, the FSM enters a new state (a new ASM block)
- During the clock period, the FSM performs several operations It activates Moore output signals asserted in this new state It evaluates various Boolean expressions of the decision boxes and activates the Mealy output signals accordingly
- At the next rising edge of clk (the end of the current clock period), the results of Boolean expression are examined simultaneously

An exit path is determined and the FSM stays or enters a new ASM block



**Timing analysis** of an FSM (similar to regular sequential circuit)

ECE UNM

## **Timing Analysis of FSMs**

Consider a circuit with both a Moore and Mealy output



The timing parameters are

- $T_{cq}$ ,  $T_{setup}$ ,  $T_{hold}$ ,  $T_{next(max)}$
- $T_{output(mo)}$  (Moore logic) and  $T_{output(me)}$  (Mealy logic)

Similar to the analysis of a regular sequential circuit, the minimum clock period (max clk freq) of a FSM is given by

 $T_c = T_{cq} + T_{next(max)} + T_{setup}$ 





ECE UNM

# Timing Analysis of FSMs

Since the FSM is frequently used in a controller application, the delay of the output signals are important

# For Moore

 $T_{co(mo)} = T_{cq} + T_{output(mo)}$ 

For Mealy (when change is due to a change in state)

 $T_{co(me)} = T_{cq} + T_{output(me)}$ 

For Mealy (when change is due to a change in input signal(s))

 $T_{co(me)} = T_{output(me)}$ 

Although the difference between a Moore and Mealy output seem subtle, as you can see from the timing diagram, there behaviors can be very different

And, in general, it takes fewer states to realize a given function using a Mealy machine (note that both are equivalent in 'power')

But greater care must be exercised

Consider an edge detection circuit

The circuit is designed to detect the rising edge of a slow *strobe* input, i.e., it generates a "short" (1-clock period or less) output pulse



The input signal may be asserted for a long time (think of a pushbutton) -- the FSM has one state for *long duration* '0's and one state for *long duration* '1's

The output, on the other hand, responds only to the rising edge and generates a *pulse* of much shorter duration

The left-most design above is a Moore implementation, which additionally includes an *edge* state



Middle design is a Mealy machine

The output *p2* goes high in the *zero* state when *strobe* becomes '1' (after a small propagation delay), and stays high until the transition to state *one* on the next rising edge



The right-most design includes both types of outputs and adds a third state *delay* The state diagram asserts *p3* in the *zero* state (as in second version) when *strobe* goes high and transitions to *delay* state

But since both transitions out of the *delay* state keep p2 asserted, this has the effect of adding a clock cycle to p2's high state (as in the first version)

Since the assertion is on all outgoing arcs, it is high **independent** of the input conditions (and can be added inside the bubble as a Moore output)

All three designs generate a 'shot pulse' but with subtle differences -- understanding these differences is key to deriving a **correct** and **efficient** FSM

There are **three main differences** between Mealy and Moore:

- Mealy machine uses fewer states -- the input dependency allows several output values to be specified in the same state
- Mealy machine responds faster -- one clock cycle earlier in systems that use output
- Mealy machine may be transparent to glitches, i.e., passing them to the output

So which one is better?

For control system applications, we can divide control signals into two categories, *edge sensitive* and *level sensitive* 

An **edge sensitive** signal (e.g., the enable signal on a counter) is sampled only on the rising edge of clock

Therefore, glitches do NOT matter -- only the setup and hold times must be obeyed

Both Mealy and Moore machines can generate output signals that meet this requirement

However, Mealy machines are preferred because it responds one clk cycle faster and uses fewer states

For a **level sensitive** control signal, the signal must be asserted for a certain interval of time (e.g., the write enable signal of an SRAM chip) and Moore is preferred While asserted, it MUST remain stable and free of glitches

# VHDL Description of FSM

Coding FSMs is similar to regular sequential logic, e.g., separate the memory elements out and derive the next-state/output logic

ECE 443

(11/8/10)

There are two differences

- Symbolic states are used in an FSM description -- we use the *enumeration* VHDL data type for the state registers
- The next-state logic needs to be constructed according to a state diagram or ASM, as opposed to using regular combinational logic such as a incrementer or shifter

There are several coding styles

• Multi-Segment: Create a VHDL code segment for each block in the block diagram



ECE UNM

ECE 443



ECE UNM

```
Multi-Segment VHDL Description of FSM
    library ieee;
    use ieee.std_logic_1164.all;
    entity mem ctrl is
       port (
           clk, reset: in std_logic;
           mem, rw, burst: in std_logic;
           oe, we, we_me: out std_logic
        );
    end mem ctrl ;
    architecture mult_seg_arch of mem_ctrl is
       type mc state type is
           (idle, read1, read2, read3, read4, write);
        signal state_reg, state_next: mc_state_type;
       begin
```

ECE 443

```
Multi-Segment VHDL Description of FSM
     -- state register
        process(clk, reset)
           begin
           if (reset = '1') then
              state reg <= idle;</pre>
           elsif (clk'event and clk = '1') then
              state_reg <= state_next;</pre>
           end if;
        end process;
     -- next-state logic
        process(state_reg, mem, rw, burst)
           begin
           case state req is
     -- When multiple transitions exist out of a state,
     -- use an if stmt
              when idle =>
                  if (mem = '1') then
```

ECE UNM

Multi-Segment VHDL Description of FSM
if $(rw = '1')$ then
<pre>state_next &lt;= read1;</pre>
else
<pre>state_next &lt;= write;</pre>
end if;
else
<pre>state_next &lt;= idle;</pre>
<pre>end if;</pre>
<pre>when write =&gt;</pre>
<pre>state_next &lt;= idle;</pre>
<b>when</b> read1 =>
<pre>if (burst = '1') then</pre>
<pre>state_next &lt;= read2;</pre>
else
<pre>state_next &lt;= idle;</pre>
<pre>end if;</pre>

Multi-Segment VHDL Description of FSM
<b>when</b> read2 =>
<pre>state_next &lt;= read3;</pre>
<b>wnen</b> read3 =>
<pre>state_next &lt;= read4;</pre>
when read4 =>
<pre>state_next &lt;= idle;</pre>
end case;
end process;
Moore output logic
<pre>process(state_reg)</pre>
begin
we <= '0'; default value
oe <= '0'; default value



```
Multi-Segment VHDL Description of FSM
           case state_reg is
              when idle =>
              when write =>
                 we <= '1';
              when read1 =>
                 oe <= '1';
              when read2 =>
                 oe <= '1';
              when read3 =>
                 oe <= '1';
              when read4 =>
                 oe <= '1';
           end case; end process;
```

```
Multi-Segment VHDL Description of FSM
     -- Mealy output logic
        process(state_reg, mem, rw)
           begin
           we_me <= '0'; -- default value</pre>
           case state req is
              when idle =>
                  if (mem = '1') and (rw = '0') then
                   we_me <= '1';
                 end if;
              when write =>
              when read1 =>
              when read2 =>
              when read3 =>
              when read4 =>
           end case;
        end process;
     end mult_seg_arch;
```

# **Two-Segment VHDL Description of FSM**

Combine next-state/output logic into one process



architecture two\_seg\_arch of mem\_ctrl is

type mc\_state\_type is

(idle, read1, read2, read3, read4, write);
signal state\_reg, state\_next: mc\_state\_type;
begin





```
Two-Segment VHDL Description of FSM
     -- state register
        process(clk, reset)
           begin
           if (reset='1') then
              state reg <= idle;</pre>
           elsif (clk'event and clk = '1') then
              state_reg <= state_next;</pre>
           end if;
        end process;
     -- next-state logic and output logic
        process(state_reg, mem, rw, burst)
           begin
           oe <= '0'; -- default values</pre>
           we <= '0';
           we me <= '0';
```

**Two-Segment VHDL Description of FSM** case state\_reg is when idle => if (mem = '1') then **if** (rw = '1') **then** state next <= read1;</pre> else state\_next <= write;</pre> we me <= '1';end if; else state next <= idle;</pre> end if; when write => state next <= idle;</pre> we <= '1';



**Two-Segment VHDL Description of FSM** when read1 => if (burst='1') then state\_next <= read2;</pre> else state\_next <= idle;</pre> end if; oe <= '1'; **when** read2 => state\_next <= read3;</pre> oe <= '1'; **when** read3 => state\_next <= read4;</pre> oe <= '1';



Two-Segment VHDL Description of FSM

```
when read4 =>
   state_next <= idle;
   oe <= '1';</pre>
```

end case;

end process;

end two\_seg\_arch;

**State Assignment** 

State assignment is the process of assigning a **binary** representations to the set of symbolic states

Although any arbitrary assignment works for a synchronous FSM, some assignments reduce the complexity of next-state/output logic and allows faster operation

Typical assignment strategies:

- Binary -- requires *ceiling*(log<sub>2</sub>*n*)-bit register
- Gray -- also minimal size but may reduce complexity of next-state logic
- One-hot or Almost one-hot (includes "0 ...0") -- requires *n*-bit register

### State Assignment

Example for memory controller:

	Binary assignment	Gray code assignment	One-hot assignment	Almost one-hot assignment
idle	000	000	000001	00000
read1	001	001	000010	00001
read2	010	011	000100	00010
read3	011	010	001000	00100
read4	100	110	010000	01000
write	101	111	100000	10000

2. 8. 7. 8.

State assignment can be controlled in VHDL either *implicitly* or *explicitly* For *implicit state assignment*, use *user attributes* which acts as a "directive" to guide the CAD synthesis software

The 1076.6 RTL synthesis standard defines an attribute named *enum\_encoding* for specifying the values for an enumeration data type

This **attribute** can be used for specifying state assignment, as shown below



# State Assignment type mc\_state\_type is (idle, write, read1, read2, read3, read4); attribute enum\_encoding: string; attribute enum\_encoding of mc\_state\_type: type is "0000 0100 1000 1001 1010 1011";

This user attribute is very common is should be accepted by most synthesis software

**Explicit** state assignment is accomplished by replacing the symbolic values with actual binary representations

```
architecture state_assign_arch of mem_ctrl is
```

```
constant idle: std_logic_vector(3 downto 0):="0000";
constant write: std_logic_vector(3 downto 0):="0100";
constant read1: std_logic_vector(3 downto 0):="1000";
constant read2: std_logic_vector(3 downto 0):="1001";
constant read3: std_logic_vector(3 downto 0):="1010";
```





State Assignment
<pre>state_next &lt;= read2;</pre>
else
<pre>state_next &lt;= idle;</pre>
<pre>end if;</pre>
<b>when</b> read2 =>
<pre>state_next &lt;= read3;</pre>
<b>when</b> read3 =>
<pre>state_next &lt;= read4;</pre>
<b>when</b> read4 =>
<pre>state_next &lt;= idle;</pre>
Need this now to cover other std_logic_vector vals
<b>when</b> others =>
<pre>state_next &lt;= idle;</pre>
end case;
end process;



```
State Assignment
    -- Moore output logic
       process(state_reg)
           begin
           we <= '0'; -- default value
           oe <= '0'; -- default value</pre>
           case state_reg is
              when idle =>
              when write =>
                 we <= '1';
              when read1 =>
                 oe <= '1';
              when read2 =>
                 oe <= '1';
              when read3 =>
                 oe <= '1';
              when read4 =>
                oe <= '1';
              when others =>
```

ECE 443



### **Moore Output Buffering**

Output buffering involves adding a D FF to drive the output signal

The purpose is to remove glitches (and minimize clock-to-**output** delay  $(T_{co})$ )

The disadvantage is that the output is **delayed** by one clock cycle

However, for a Moore output, it is possible to obtain a buffered signal **without** this delay penalty.



# **Moore Output Buffering**

There are two possible solutions

• Buffering by clever state assignment

A Moore output is shielded from *glitches* in the input signals, but not from glitches in the state transition and output logic

Glitches in the state transition can result from **multiple-bit** transitions of the state register, e.g., from the "111" to "000" states

Even though the state registers are controlled by the same clk, variations in the  $T_{cq}$  of the D FFs can produce glitches

Recall that  $T_{co}$  is the sum of  $T_{cq}$  and  $T_{output}$ 

One way to reduce the effect on  $T_{co}$  introduced by the output logic is to eliminate it completely by clever state assignment

To accomplish this, add bits to the state encoding that specify the behavior of the output signals



# **Moore Output Buffering**

You will also need to specify state assignment explicitly

Consider the memory controller -- we can specify the state of the outputs *oe* and *we* in bits  $q_3$  and  $q_2$  and the actual state in bits  $q_1$  and  $q_0$ .

	$q_3q_2$ (oe) (we)	$q_1q_0$	$q_3 q_2 q_1 q_0$
idle	00	00	0000
read1	10	00	1000
read2	10	01	1001
read3	10	10	1010
read4	10	11	1011
write	01	00	0100

Table 10.2Clever assignment

This encoding scheme was used in the previous code segment

So, we see that *oe* and *we* are given directly by *state\_reg(3)* and *state\_reg(2)* 

oe <= state\_reg(3); -- modify the previous code seg by
we <= state\_reg(2); -- replacing output logic with these</pre>

Therefore, the output logic is eliminated and  $T_{co}$  is reduced to  $T_{cq}$ Unfortunately, this scheme is difficult to modify and maintain

# Look-Ahead Output Circuit

A more systematic approach to eliminate the one-clock output buffer delay is to use the *state\_next* signal instead of the *state\_reg* signal



This works because the next output signal is a function of the next state logic

Only drawback is that the critical path is likely extended through the next output logic

```
Look-Ahead Output Circuit
    architecture look ahead buffer arch of mem ctrl is
        type mc_state_type is
           (idle, read1, read2, read3, read4, write);
        signal state_reg, state_next: mc_state_type;
        signal oe next, we next, oe buf req, we buf req:
           std_logic;
        begin
        -- state register
        process(clk, reset)
           begin
           if (reset = '1') then
              state reg <= idle;</pre>
           elsif (clk'event and clk = '1') then
              state_reg <= state_next;</pre>
           end if;
        end process;
```

```
Look-Ahead Output Circuit
        -- output buffer
        process(clk, reset)
           begin
            if (reset = '1') then
               oe_buf_reg <= '0';</pre>
               we_buf_reg <= '0';</pre>
           elsif (clk'event and clk = '1') then
               oe_buf_reg <= oe_next;</pre>
               we_buf_reg <= we_next;</pre>
            end if;
        end process;
        -- next-state logic
        process(state_reg, mem, rw, burst)
           begin
           case state reg is
```



**Look-Ahead Output Circuit** when idle => if (mem = '1') then if (rw = '1') then state\_next <= read1;</pre> else state\_next <= write;</pre> end if; else state\_next <= idle;</pre> end if; when write => state\_next <= idle;</pre> **when** read1 => if (burst = '1') then state\_next <= read2;</pre>

Look Abood Output Circuit
else
<pre>state_next &lt;= idle;</pre>
<pre>end if;</pre>
<b>when</b> read2 =>
state next <= read3.
beace_nexe v reads /
<pre>when read3 =&gt;</pre>
<pre>state_next &lt;= read4;</pre>
<b>when</b> read4 =>
<pre>state_next &lt;= idle;</pre>
end case;
end process;

```
Look-Ahead Output Circuit
        -- look-ahead output logic
        process(state_next)
           begin
           we next <= '0'; -- default value
           oe_next <= '0'; -- default value</pre>
           case state_next is
              when idle =>
              when write =>
                 we next <= '1';
              when read1 =>
                 oe next <= '1';
              when read2 =>
                 oe next <= '1';
              when read3 =>
                 oe next <= '1';
              when read4 =>
                 oe next <= '1';
           end case; end process;
```

# Look-Ahead Output Circuit

-- output
we <= we\_buf\_reg;
oe <= oe\_buf\_reg;
end look\_ahead\_buffer\_arch;</pre>

# **FSM Design Examples**

Edge detecting circuit (Moore)



The VHDL code for version 1 of edge detection circuit we saw earlier

ECE UNM



```
Edge Detection Circuit
    library ieee;
    use ieee.std_logic_1164.all;
    entity edge_detector1 is
       port (
           clk, reset: in std_logic;
           strobe: in std_logic;
           p1: out std_logic
        );
    end edge_detector1;
    architecture moore_arch of edge_detector1 is
       type state_type is (zero, edge, one);
        signal state_reg, state_next: state_type;
       begin
```



```
Edge Detection Circuit
        -- state register
        process(clk, reset)
           begin
           if (reset = '1') then
               state_reg <= zero;</pre>
           elsif (clk'event and clk = '1') then
               state_reg <= state_next;</pre>
           end if;
        end process;
        -- next-state logic
        process(state_reg, strobe)
           begin
           case state reg is
               when zero=>
                  if (strobe = '1') then
                     state_next <= edge;</pre>
                  else
```

```
Edge Detection Circuit
                       state_next <= zero;</pre>
                    end if;
                when edge =>
                    if (strobe = '1') then
                       state_next <= one;</pre>
                    else
                       state_next <= zero;</pre>
                    end if;
                when one =>
                    if (strobe = '1') then
                       state_next <= one;</pre>
                    else
                       state_next <= zero;</pre>
                    end if;
            end case;
         end process;
```

If we need to the output to be glitch-free, we can use the *clever state assignment* shown below or the *look-ahead* output scheme

	<pre>state_reg(1)</pre>	$state_reg(0)$
zero	(p1) 0	0
edge	1	0
one	0	1





```
);
end edge_detector2;
architecture mealy_arch of edge_detector2 is
   type state_type is (zero, one);
   signal state_reg, state_next: state_type;
   begin
   -- state register
   process(clk, reset)
      begin
      if (reset = '1') then
         state_reg <= zero;</pre>
      elsif (clk'event and clk = '1') then
         state_reg <= state_next;</pre>
      end if;
   end process;
```



```
Edge Detection Circuit
         -- next-state logic
        process(state_reg, strobe)
            begin
            case state_reg is
               when zero=>
                   if (strobe = '1') then
                      state_next <= one;</pre>
                   else
                      state_next <= zero;</pre>
                   end if;
               when one =>
                   if (strobe = '1') then
                      state_next <= one;</pre>
                   else
                      state_next <= zero;</pre>
                   end if;
            end case;
        end process;
```

An alternative to deriving the edge detection circuit is to treat it as a regular sequential circuit and design it in an *ad hoc* manner



Figure 10.19 Direct implementation of an edge detector.

Output *p2* is asserted when the previous value in FF is '0' and the new value is (*strobe*) is '1' -- this represents an edge

Note that the output is a Mealy output (subject to glitches) -- what does the timing diagram look like?



```
Edge Detection Circuit
     architecture direct_arch of edge_detector2 is
        signal delay_reg: std_logic;
        begin
        -- delay register
        process(clk, reset)
           begin
           if (reset = '1') then
               delay req <= '0';</pre>
           elsif (clk'event and clk = '1') then
               delay req <= strobe;</pre>
           end if;
        end process;
        -- decoding logic
        p2 <= (not delay_reg) and strobe;
     end direct_arch;
   Text covers an Arbiter circuit
```

The address signals of a DRAM are split into two parts, row and column

They are sent to the DRAM from the controller in a time-multiplexed manner

Two signals, *ras\_n* (active low row access strobe) and *cas\_n* are **de-asserted** to instruct the DRAM to latch the addresses internally



(a) Simplified timing of a DRAM read cycle

There are several timing parameters associated with a (simplified) DRAM

• *T<sub>ras</sub>* and *T<sub>cas</sub>*: *ras/cas* access time -- time required to obtain output data after *ras\_n/ cas\_n* are de-asserted



# **DRAM Strobe Signal Generation**

- $T_{pr}$ : precharge time -- the time to recharge the DRAM cell to restore the destroyed original value after a read
- $T_{rc}$ : read cycle -- minimum elapsed time between two read operations

DRAMs are asynchronous (do not have a clk input)

Instead the strobe signals have to de-asserted in a proper sequence and be held long enough to allow for decoding, multiplexing and recharging

A memory controller is the interface between a DRAM device and a **synchronous** system

Its primary function is to generate the proper strobe signals

A full blown read controller should contain registers to store address and data, plus extra control signals to coordinate the address and data bus operations

Assume our DRAM card has the following parameters

- 120 ns DRAM ( $T_{rc}$  = 120 ns):
- $T_{ras} = 85 \text{ ns}, T_{cas} = 20 \text{ ns}, T_{pr} = 35 \text{ ns}$



# **DRAM Strobe Signal Generation**

Our task is to design an FSM that generates the strobe signals, *ras\_n* and *cas\_n* after the input command signal *mem* is asserted

### From the timing diagram

- *ras\_n* is de-asserted first for 65 ns (output pattern of FSM is "01" in this interval
- *cas\_n* is then de-asserted for at least 20 ns (output pattern is "00")
- The *ras\_n* and *cas\_n* signals are *re-asserted* for at least 35 ns ("11")



states, r, c and p

ECE UNM



(11/8/10)

### **DRAM Strobe Signal Generation**

We also use a Moore machine because it has *better control* over the width of the intervals (level-sensitive) and the outputs can be easily made *glitch-free* 

```
end dram_strobe;
```

```
DRAM Strobe Signal Generation
     architecture fsm slow clk arch of dram strobe is
        type fsm_state_type is (idle, r, c, p);
        signal state_reg, state_next: fsm_state_type;
        begin
     -- state register
        process(clk, reset)
           begin
           if (reset = '1') then
              state reg <= idle;</pre>
           elsif (clk'event and clk = '1') then
              state_reg <= state_next;</pre>
           end if;
        end process;
```

```
DRAM Strobe Signal Generation
     -- next-state logic
        process(state_reg, mem)
            begin
            case state_reg is
               when idle =>
                   if (mem = '1') then
                       state_next <= r;</pre>
                   else
                       state_next <= idle;</pre>
                   end if;
               when r =>
                   state next <=c;</pre>
               when c =>
                   state_next <=p;</pre>
```

ECE UNM

DRAM Strobe Signal Generation
when p =>
<pre>state_next &lt;=idle;</pre>
end case;
end process;
output logic
<pre>process(state_reg)</pre>
begin
ras_n <= '1';
cas_n <= '1';
<b>case</b> state_reg <b>is</b>
<pre>when idle =&gt;</pre>
when r =>
ras_n <= '0';
when c =>
ras_n <= '0';
cas_n <= '0';



Since the strobe signals are **level-sensitive**, we have to ensure that these signals are glitch-free by, e.g., adding a *look-ahead* output buffer

A faster design must use a clock period that is **smaller** to accommodate the differences in the three intervals

For example, if we use a 20 ns clock period then the three output patterns need

- ceiling(65/20) or 4 states for r
- ceiling(20/20) or 1 state for c
- ceiling(35/20) or 2 states for p

This reduces the read cycle to 140 ns (7\*20 ns) -- down from 195 ns



# **DRAM Strobe Signal Generation**

One way to implement this is to split the *r* and *p* states -- make multiple states where one existed originally



The minimum read cycle time for the memory can be achieved using a clock period of 5 ns (largest factor evenly divisible into all three parameters)

This would yield 13 states + 4 states + 7 states for *r*, *c* and *p*, respectively

A better approach is to use *counters* in each state as we will see later



# **DRAM Strobe Signal Generation**

Text covers a **Manchester encoding** circuit

In reality, all sequential circuits, including *regular sequential* circuits, can be modeled by FSMs

Consider a free-running *mod-16* binary counter consider earlier Expressed as an FSM, it is an extremely *regular* structure with 16 states



We can modify this easily to add 'features' as we did earlier





