## **Register Transfer Methodology: Practice**

In this lecture, we will look at several examples of RT methodology applied to a variety of applications

Examples include control of a *clockless* device, hardware acceleration of a sequential algorithm, and control- and data-oriented applications

- Design Example: One-Shot Pulse Generator
- Design Example: GCD
- Design Example: UART
- Design Example: SRAM Interface Controller
- Design Example: Square Root Approximation Circuit

## **One-Shot Pulse Generator**

Used to illustrate differences between a *regular sequential circuit*, an *FSM* and *RT methodology* 

A one-shot pulse generator generates a single, fixed-width pulse (5 clk cycles wide) when triggered

# **Register Transfer Methodology: Practice**

We divided sequential circuits into **three** types:

• Regular sequential circuit => regular next-state logic For example, a *mod-10* counter



Hardware Design with VHDL Register Transfer Methodology II



# **Register Transfer Methodology: Practice**

• FSMD (RT methodology) => both types, most flexible and capable

For example, a multiplier



## **One-Shot Pulse Generator**

A one-shot pulse generator has 2 input signals, *go* (trigger pulse) and *stop* and one output signal, *pulse* 

The *pulse* signal is asserted when *go* is asserted for one clk cycle (if *go* is asserted again within 5 clk cycles, it is ignored)

If *stop* is asserted during the 5 clk cycle period, *pulse* is set back to '0' immediately

This circuit contains a *regular* part (a counter) and a *random* part (idle or pulse)

## FSM implementation



```
One-Shot Pulse Generator
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity pulse 5clk is
       port (
           clk, reset: in std_logic;
           go, stop: in std_logic;
          pulse: out std_logic
        );
    end pulse_5clk;
    architecture fsm arch of pulse 5clk is
       type fsm_state_type is
           (idle, delay1, delay2, delay3, delay4, delay5);
        signal state_reg, state_next: fsm_state_type;
       begin
```

```
One-Shot Pulse Generator
     -- state register
        process(clk,reset)
           begin
           if (reset = '1') then
               state reg <= idle;</pre>
           elsif (clk'event and clk='1') then
               state_reg <= state_next;</pre>
           end if;
        end process;
     -- next-state logic & output logic
        process(state_reg, go, stop)
           begin
           pulse <= '0';</pre>
           case state_reg is
               when idle =>
                  if (go = '1') then
                      state_next <= delay1;</pre>
```

### One-Shot Pulse Generator else

```
state next <= idle;</pre>
   end if;
when delay1 =>
   if (stop = '1') then
       state_next <=idle;</pre>
   else
       state_next <=delay2;</pre>
   end if;
   pulse <= '1';</pre>
when delay2 =>
   if (stop = '1') then
       state_next <=idle;</pre>
   else
       state_next <=delay3;</pre>
   end if;
   pulse <= '1';</pre>
```



**One-Shot Pulse Generator** when delay3 => if (stop = '1') then state\_next <=idle;</pre> else state next <=delay4;</pre> end if; pulse <= '1';</pre> when delay4 => if (stop = '1') then state\_next <=idle;</pre> else state\_next <=delay5;</pre> end if; pulse <= '1';</pre> when delay5 => state next <=idle;</pre> pulse <= '1';</pre>





```
One-Shot Pulse Generator
            end case;
        end process;
     end fsm_arch;
   Regular sequential circuit implementation
       It can be considered a mod-5 counter with a special control circuit to enable/dis-
        able the counting (a flag FF is used for this)
     architecture regular_seq_arch of pulse_5clk is
        constant P WIDTH: natural := 5;
         signal c req, c next: unsigned(3 downto 0);
         signal flag_reg, flag_next: std_logic;
        begin
     -- register
        process(clk, reset)
            begin
            if (reset = '1') then
                c_req <= (others=>'0');
```

```
One-Shot Pulse Generator
               flag reg <= '0';</pre>
            elsif (clk'event and clk = '1') then
               c_reg <= c_next;</pre>
               flag reg <= flag next;</pre>
            end if;
        end process;
     -- next-state logic
        process(c_req, flag_req, go, stop)
            begin
            c next <= c req;</pre>
            flag_next <= flag_reg;</pre>
            if (flag_reg = '0') and (go = '1') then
               flag next <= '1';</pre>
               c next <= (others=>'0');
            elsif (flag reg = '1') and
                   ((c reg = P WIDTH-1) or (stop = '1')) then
               flag next <= '0';</pre>
```

```
One-Shot Pulse Generator
    elsif (flag_reg = '1') then
        c_next <= c_reg + 1;
    end if;
    end process;
    -- output logic
    pulse <= '1' when flag_reg='1' else '0';
end regular_seg_arch;</pre>
```

Although this implements the functionality, it is 'clumsy' and cluttered The *flag FF* functions as some sort of state register that keeps track of the current condition of the circuit

#### The **RT methodology** is the clearest

It uses two states indicating whether the counter is active or not

In the *delay* state, the counter is incremented if *stop* is '0' and count has not reached 5





Hardware Design with VHDL Register Transfer Methodology II

**One-Shot Pulse Generator** architecture fsmd\_arch of pulse 5clk **is** constant P\_WIDTH: natural := 5; **type** fsmd\_state\_type **is** (idle, delay); **signal** state\_reg, state\_next: fsmd\_state\_type; signal c\_reg, c\_next: unsigned(3 downto 0); begin -- state and data registers process(clk, reset) begin if (reset = '1') then state reg <= idle;</pre> c req <= (**others** => '0');



13



```
One-Shot Pulse Generator
            elsif (clk'event and clk = '1') then
               state_reg <= state_next;</pre>
               c_reg <= c_next;</pre>
            end if;
        end process;
     -- next-state logic & data path functional units/routing
        process(state_reg, go, stop, c_reg)
            begin
            pulse <= '0';</pre>
            c next <= c req;</pre>
            case state_reg is
               when idle =>
                   if (qo = '1') then
                      state next <= delay;</pre>
                   else
                      state next <= idle;</pre>
                   end if;
```

## **One-Shot Pulse Generator**

```
c next <= (others=>'0');
          when delay =>
             if (stop = '1') then
                 state_next <= idle;</pre>
             else
                 if (c_reg = P_WIDTH-1) then
                    state_next <= idle;</pre>
                 else
                    state_next <= delay;</pre>
                    c next <= c reg + 1;
                 end if;
             end if;
             pulse <= '1';</pre>
      end case;
   end process;
end fsmd arch;
```



## **Programmable One-Shot Pulse Generator**

- To further illustrate the capability of the one-shot generator, consider a version that is programmable:
- The desired width can be programmed between 1 and 7
- The circuit enters the programming mode when both the *go* and *stop* signals are asserted
- The desired width shifted in via the *go* signal in the next three clock cycles



Although possible to derive this using an FSM or a regular sequential circuit, it requires a great deal of effort

See text for VHDL code and SRAM controller implementation



Returns the greatest common divisor of 2 positive nums, gcd(1, 10)=1, gcd(12, 9)=3

It is possible to compute GCD without division as follows:

$$gcd(a,b) = \begin{cases} a & \text{if } a = b\\ gcd(a-b,b) & \text{if } a > b\\ gcd(a,b-a) & \text{if } a < b \end{cases}$$

Pseudocode

a = a\_in; b = b\_in; while (a /= b) { if (b > a) then a = a - b; else b = b - a; } r = a;



(11/23/09)

```
Greatest Common Divisor
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity gcd is
       port (
           clk, reset: in std_logic;
           start: in std_logic;
           a_in, b_in: in std_logic_vector(7 downto 0);
           ready: out std logic;
           r: out std_logic_vector(7 downto 0)
        );
    end gcd ;
    architecture slow_arch of gcd is
       type state_type is (idle, swap, sub);
        signal state_reg, state_next: state_type;
```



```
Greatest Common Divisor
        signal a_reg, a_next, b_reg, b_next:
           unsigned(7 downto 0);
        begin
     -- state & data registers
        process(clk, reset)
           begin
           if (reset = '1') then
               state_reg <= idle;</pre>
              a req <= (others=>'0');
              b_reg <= (others=>'0');
           elsif (clk'event and clk = '1') then
               state reg <= state next;</pre>
              a req <= a next;
              b_reg <= b_next;</pre>
           end if;
        end process;
```

```
Greatest Common Divisor
     -- next-state logic & data path functional units/routing
        process(state_reg, a_reg, b_reg, start, a_in, b_in)
            begin
            a_next <= a_reg;</pre>
            b next <= b reg;</pre>
            case state_reg is
               when idle =>
                   if (start = '1') then
                      a_next <= unsigned(a_in);</pre>
                      b next <= unsigned(b in);</pre>
                      state next <= swap;</pre>
                   else
                      state next <= idle;</pre>
                   end if;
               when swap =>
                   if (a reg = b reg) then
                      state next <= idle;</pre>
```

```
Greatest Common Divisor
                    else
                        if (a_reg < b_reg) then</pre>
                           a_next <= b_reg;</pre>
                           b_next <= a_reg;</pre>
                       end if;
                       state_next <= sub;</pre>
                    end if;
                when sub =>
                    a_next <= a_reg - b_reg;</pre>
                    state_next <= swap;</pre>
                end case;
         end process;
     -- output
         ready <= '1' when state_reg = idle else '0';</pre>
         r <= std logic vector(a reg);</pre>
     end slow_arch;
```

The worst case scenario is with  $gcd(1,2^8-1)$ , which requires  $2^8 - 1$  iterations of the loop

For a circuit with an *N*-bit input, run time is bound by  $O(2^N)$ 

One method to speed this up is to look at the LSB to determine if the inputs are even or odd

$$gcd(a,b) = \begin{cases} a & \text{if } a = b \\ 2 gcd(\frac{a}{2}, \frac{b}{2}) & \text{if } a \neq b \text{ and } a, b \text{ even} \\ gcd(a, \frac{b}{2}) & \text{if } a \neq b \text{ and } a \text{ odd, } b \text{ even} \\ gcd(\frac{a}{2}, b) & \text{if } a \neq b \text{ and } a \text{ odd, } b \text{ even} \\ gcd(a-b,b) & \text{if } a > b \text{ and } a \text{ even, } b \text{ odd} \\ gcd(a,b-a) & \text{if } a < b \text{ and } a, b \text{ odd} \end{cases}$$

Divide-by-2 is easily implemented in hardware

What is the best method to handle 2\*gcd(a/2, b/2)?

The recursive relationship suggests this may happen more than once, e.g., 12, 36 -> 2\*gcd(6,18) -> 4\*gcd(3,9)

Best way is to count the number of times (using register n) that this occurs and multiply at the end by  $2^n$  to get the final result.



In swap state, check LSBs of *a* and *b* If a(0) = 0, then shift right Also, *n* is incremented if **both** are even

If *a* and *b* are odd, they are compared and swapped (if necessary) - then enter *sub* state

An extra state, *res*, is added to 'restore' the final GCD value

Here, *a* is shifted left repeatedly (mult. by 2) until *n* becomes 0

Text gives VHDL code



How much have we improved performance by?

Assume the width of input operands is *N* bits

The algorithm gradually reduces the values in  $a\_reg$  and  $b\_reg$  until they are equal

In the worst case, there are 2N bits to process If one value is even, the LSB is shifted out and the number of bits is reduced by 1

If both values are odd, a subtraction is performed and the difference is even -- reducing the number of bits in the *next* iteration by 1.

Therefore, under the most pessimistic scenario, the 2N bits can be processed in 2 \* 2N iterations

Thus, we have reduced the complexity from  $O(n^2)$  to O(n)

Text covers further improvements that uses extra hardware to replace bit-by-bit ops

```
Greatest Common Divisor
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity gcd is
       port (
           clk, reset: in std_logic;
           start: in std_logic;
           a_in, b_in: in std_logic_vector(7 downto 0);
           ready: out std_logic;
           r: out std_logic_vector(7 downto 0)
       );
    end gcd ;
    architecture fast arch of gcd is
       type state_type is (idle, swap, sub, res);
        signal state req, state next: state type;
        signal a_reg, a_next, b_reg, b_next:
          unsigned(7 downto 0);
```

```
Greatest Common Divisor
        signal n req, n next: unsigned(2 downto 0);
        begin
        -- state & data registers
        process(clk,reset)
           begin
           if (reset = '1') then
               state reg <= idle;</pre>
               a reg <= (others => '0');
              b req <= (others => '0');
              n_reg <= (others => '0');
           elsif (clk'event and clk='1') then
               state reg <= state next;</pre>
              a req <= a next;
              b_reg <= b_next;</pre>
              n reg <= n next;</pre>
           end if;
        end process;
```

```
Greatest Common Divisor
     -- next-state logic & data path functional units/routing
        process(state_reg, a_reg, b_reg, n_reg, start, a_in,
           b_in, n_next)
           begin
           a next <= a req;
           b_next <= b_reg;</pre>
           n next <= n req;</pre>
           case state req is
               when idle =>
                  if (start = '1') then
                     a next <= unsigned(a in);
                     b_next <= unsigned(b_in);</pre>
                     n next <= (others => '0');
                     state next <= swap;</pre>
                  else
                      state_next <= idle;</pre>
                  end if;
```

```
Greatest Common Divisor
               when swap =>
                  if (a_reg = b_reg) then
                      if (n_reg = 0) then
                         state next <= idle;</pre>
                      else
                         state_next <= res;</pre>
                      end if;
                  else
                      if (a_reg(0) = '0') then -- a even
                         a_next <= '0' & a_reg(7 downto 1);</pre>
                         if (b reg(0) = '0') then -- both ev.
                            b_next <= '0' & b_reg(7 downto 1);</pre>
                            n_next <= n_reg + 1;
                         end if;
                         state_next <= swap;</pre>
                      else -- a odd
```

Greatest Common Divisor
<b>if</b> (b_reg(0) = '0') <b>then</b> b even
<pre>b_next &lt;= '0' &amp; b_reg(7 downto 1);</pre>
<pre>state_next &lt;= swap;</pre>
<b>else</b> both a_reg and b_reg odd
<pre>if (a_reg &lt; b_reg) then</pre>
a_next <= b_reg;
b_next <= a_reg;
<pre>end if;</pre>
<pre>state_next &lt;= sub;</pre>
<pre>end if;</pre>
end if;
end if;
<b>when</b> sub =>
a_next <= a_reg - b_reg;
<pre>state_next &lt;= swap;</pre>



```
Greatest Common Divisor
                when res =>
                   a_next <= a_reg(6 downto 0) & '0';</pre>
                   n_next <= n_reg - 1;
                   if (n next = 0) then
                       state next <= idle;</pre>
                   else
                       state_next <= res;</pre>
                   end if;
            end case;
         end process;
         --output
         ready <= '1' when state_reg = idle else '0';</pre>
         r <= std_logic_vector(a_reg);</pre>
     end fast_arch;
   (See text for UART receiver example)
```



## **Square Root Approximation Circuit**

UART is an example of a *control-oriented* application -- here we look at an example of a *data-oriented* application (computation-intensive)

Although data-oriented applications can be implemented using combinational resources, in practice, there are limits and **sharing** must be used

For the square root approx. circuit, we use simple adder-type components to obtain an approximate value for:

$$\sqrt{a^2 + b^2} \approx \max(((x - 0.125x) + 0.5y), x)$$
  
where  $x = \max(|a|, |b|)$  and  $y = \min(|a|, |b|)$ 

Here, *a* and *b* are signed integers

The constants and operations, 0.125\*x and 0.5\*y corresponds to shift right by 3 bits and 1 bit, respectively

Therefore, we don't need a multiplication circuit



Pseudocode:

```
a = a_in;
b = b_in;
t1 = abs(a);
t2 = abs(b);
x = max(t1, t2);
y = min(t1, t2);
t3 = x*0.125;
t4 = y*0.5;
t5 = x - t3;
t6 = t4 + t5;
t7 = max(t6, x);
r = t7;
```

Here, we intentionally avoided the reuse of the same variable name on the left-hand statements to assist with conversion to VHDL

This can be translated directly as a data-flow implementation (no control structure)

(11/23/09)

```
Square Root Approximation Circuit
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity sqrt is
       port (
           a_in, b_in: in std_logic_vector(7 downto 0);
           r: out std logic vector(8 downto 0)
        );
    end sqrt;
    architecture comb_arch of sqrt is
       constant WIDTH: natural := 8;
        signal a, b, x, y: signed(WIDTH downto 0);
        signal t1, t2, t3, t4, t5, t6, t7:
           signed(WIDTH downto 0);
       begin
```

# **Square Root Approximation Circuit** a <= signed(a in(WIDTH-1) & a in);</pre> b <= signed(b in(WIDTH-1) & b in);</pre> $t1 \le a$ when a > 0 else 0 - a; $t_2 \ll b$ when b > 0 else 0 - b; x <= t1 when t1 - t2 > 0 else t2; y <= t2 when t1 - t2 > 0 else t1; t3 <= "000" & x(WIDTH **downto** 3); t4 <= "0" & y(WIDTH **downto** 1); t5 <= x - t3;t6 <= t4 + t5; $t7 \le t6$ when t6 - x > 0 else X; r <= std\_logic\_vector(t7);</pre> end comb arch;



Square Root Approximation Circuit
This implementation requires one adder and six subtractors
These operations are <b>not</b> mutually exclusive and therefore sharing is NOT possi-
ble
The code contains only concurrent signal assignment statements
The order is not important
Sequence of execution is embedded in the flow of data
To examine the dependency and movement of data, we use a data flow graph
Nodes (circle) represent an operation
Arcs represent input and output variables
The data flow graph illustrates that the algorithm has only a <i>limited degree of paral-</i> <i>lelism</i> b/c at most two operations can be executed concurrently (see next slide)
The seven arithmetic components of the previous VHDL code canNOT significantly
increase performance, and therefore, these resources are wasted

RT methodology can share resources and is a better alternative in this case

Hardware Design with VHDL Register Transfer Methodology II

## **Square Root Approximation Circuit**

- Tasks in converting a dataflow graph to an ASMD chart
- Scheduling: when a function (circle) can start execution
- Binding: which functional unit is assigned to perform the operation

An important design constraint is the number of functional units assigned to perform the operation

Allocate minimal number to reduce circuit size Allocate maximum number to exploit FULL parallelism

Find a mid-point that trade-offs size and performance

Finding an optimal schedule involves sophisticated algorithms and is difficult





ECE 443



## **Square Root Approximation Circuit**

In square root algorithm, all operations can be performed by a modified addition unit Also, no function unit is needed for shifting (should not be scheduled)



Scheduling with 2 functional units

Note that \*0.125 and \*0.5 are removed

The dataflow graph is divided into 5 time intervals (states)

Left graph gives one option which binds two ops on left to one unit and 5 ops on right to second

Right graph gives an alternative

ECE UNM

(11/23/09)

through a state boundary

39

#### Hardware Design with VHDL Register Transfer Methodology II

**Square Root Approximation Circuit** This schedule uses one functional unit and requires TWO extra time intervals to complete the operation s1 Once scheduling and binding are complete, the dataabs s2 flow graph can be transformed into an ASMD chart min s3 Each time interval represents a state in the chart Also, a **register** is needed when a signal is passed s4 max s5 The variables of the dataflow graph are mapped into the registers of the ASMD chart s6 The ASMD chart (next slide) shows two operations are performed in the *s1* and *s2* states s7 start and ready and state idle are added to interface circuit with external system

(11/23/09)

# **Square Root Approximation Circuit**

Optimizations can be performed to reduce number of registers and simplify the routing

Instead of creating a new reg. for each variable, we can reuse if its value is no longer needed

This corresponds to *renaming* the variables in the dataflow graph

Here, we can use three registers to do the whole dataflow graph

Here, we can use **three** registers

- Use *r1* to replace *a*, *t1* and *y*
- Use *r*2 to replace *b*, *t*2 and *x*
- Use *r3* to replace *t5*, *t6* and *t7*



(11/23/09)

#### ECE 443



(11/23/09)

```
Square Root Approximation Circuit
   To ensure proper sharing, the two functional units are isolated from one another and
    coded in two segments
       One unit for abs and min
       One unit for abs, min, - and +
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
     entity sqrt is
        port (
            clk, reset: in std_logic;
            start: in std logic;
            a_in, b_in: in std_logic_vector(7 downto 0);
            ready: out std_logic;
            r: out std logic vector(8 downto 0)
         );
     end sqrt;
```



```
Square Root Approximation Circuit
    architecture seq arch of sqrt is
       constant WIDTH: integer := 8;
       type state_type is (idle, s1, s2, s3, s4, s5);
       signal state_reg, state_next: state_type;
        signal r1 req, r2 req, r3 req:
           signed(WIDTH downto 0);
        signal r1 next, r2 next, r3 next:
           signed(WIDTH downto 0);
        signal sub_op0, sub_op1, diff, au1_out:
           signed(WIDTH downto 0);
        signal add_op0, add_op1, sum, au2_out:
           signed(WIDTH downto 0);
       signal add carry: integer;
       begin
```



```
Square Root Approximation Circuit
        -- state & data registers
        process(clk, reset)
           begin
           if (reset = '1') then
               state reg <= idle;</pre>
               r1_reg <= (others => '0');
               r2 req <= (others => '0');
               r3_reg <= (others => '0');
           elsif (clk'event and clk = '1') then
               state_reg <= state_next;</pre>
               r1 req <= r1 next;</pre>
               r2 req <= r2 next;
               r3 req <= r3 next;
           end if;
        end process;
```



```
Square Root Approximation Circuit
     -- next-state logic and data path routing
        process(start, state_reg, r1_reg, r2_reg, r3_reg,
                 a_in, b_in, au1_out, au2_out)
           begin
           r1 next <= r1 reg;
           r2_next <= r2_reg;</pre>
           r3 next <= r3 req;
           ready <='0';
           case state_reg is
               when idle =>
                  if (start = '1') then
                     r1_next <= signed(a_in(WIDTH-1) & a_in);</pre>
                     r2_next <= signed(b_in(WIDTH-1) & b_in);</pre>
                     state next <= s1;</pre>
                   else
                      state next <= idle;</pre>
                  end if;
                  ready <='1';
```





```
Square Root Approximation Circuit
              when s5 =>
                 r3_next <= au2_out; -- t7=max(t6,x)
                 state_next <= idle;</pre>
           end case;
        end process;
     -- arithmetic unit 1
     -- subtractor
        diff <= sub op0 - sub op1;
     -- input routing
        process(state_reg, r1_reg, r2_reg)
           begin
           case state_reg is
              when s1 => -- 0-a
                 sub op0 <= (others=>'0');
                 sub op1 <= r1 reg; -- a
```





**Square Root Approximation Circuit** when others = - s2: t2-t1sub op0 <= r2 reg; -- t2 sub\_op1 <= r1\_reg; -- t1</pre> end case; end process; -- output routing process(state\_reg, r1\_reg, r2\_reg, diff) begin case state reg is **when** s1 => -- |a| **if** (diff(WIDTH) = '0') **then** -- (0-a)>0 aul out <= diff; -- - a else au1\_out <= r1\_reg; -- a</pre> end if;



**Square Root Approximation Circuit** when others => -- s2: min(a,b) **if** (diff(WIDTH) = '0') **then** --(t2-t1)>0 au1\_out <= r1\_reg; -- t1</pre> else au1 out  $\leq$  r2 reg; -- t2 end if; end case; end process; -- arithmetic unit 2 -- adder sum <= add\_op0 + add\_op1 + add\_carry;</pre> -- input routing **process**(state\_reg, r1\_reg, r2\_reg, r3\_reg) begin



```
Square Root Approximation Circuit
           case state_reg is
              when s1 => -- 0-b
                 add op0 <= (others = >'0'); --0
                 add_op1 <= not r2_reg; -- not b
                 add carry <= 1;
              when s2 => -- t1-t2
                 add op0 <= r1 reg; --t1
                 add_op1 <= not r2_reg; --not t2
                 add carry <= 1;
              when s3 => -- -- x-0.125x
                 add op0 <= r2 reg; -x
                 add op1 <=
                    not("000" & r2_reg(WIDTH downto 3));
```

```
add_carry <= 1;
```

```
Square Root Approximation Circuit
              when s4 => -- 0.5*v + t5
                 add op0 <= "0" & r1 reg(WIDTH downto 1);
                 add_op1 <= r3_reg;</pre>
                 add carry <= 0;
              when others = - t6 - x
                 add op0 <= r3 reg; --t1
                 add op1 <= not r2 reg; --not x
                 add carry <= 1;
           end case;
        end process;
    -- output routing
       process(state_reg, r1_reg, r2_reg, r3_reg, sum)
           begin
           case state reg is
              when s1 => -- |b|
```



```
Square Root Approximation Circuit
                  if (sum(WIDTH) = '0') then -- (0-b)>0
                     au2 out <= sum; -- -b
                  else
                     au2_out <= r2_reg; -- b
                  end if;
               when s2 =>
                  if (sum(WIDTH) = '0') then
                     au2_out <= r1_reg;</pre>
                  else
                     au2_out <= r2_reg;</pre>
                  end if;
               when s3 | s4 => -- +, -
                  au2 out <= sum;
```



**Square Root Approximation Circuit** when others => -- s5 if (sum(WIDTH) = '0') then au2\_out <= r3\_reg;</pre> else au2\_out <= r2\_reg;</pre> end if; end case; end process; -- output r <= std\_logic\_vector(r3\_reg);</pre> end seq\_arch;

53

## High Level Synthesis

Deriving an optimal RT design for data-oriented applications is not a simple task

This task is known as *high-level synthesis*, also called *behavioral synthesis* (mislead-ingly)

Synthesis starts with a set of constraints and an **abstract VHDL description** similar to the algorithm's pseudocode

High-level synthesis software converts the initial description into an FSMD and *automatically* derives code for the control and data path The transformation is basically modeled by the last two VHDL code fragments

given above

Objective is to find an optimal schedule and binding to **minimize** the required hardware resources, to **maximize** performance or to obtain the best **trade-off** for a given constraint

Mainly used for computation intensive applications, e.g., DSP