Combinational Circuit Design

This slide set covers

- Derivation of efficient HDL description
- Operator sharing
- Functionality sharing
- Layout-related circuits
- General circuits

Operator Sharing

Sharing of resources often results in a performance penalty at the benefit of area savings

width	VHDL operator									
	nand	xor	$>_a$	$>_d$		+1 $_a$	$+1_d$	$+_a$	$+_d$	mux
				are	a (gate	count))			
8	8	22	25	68	26	27	33	51	118	21
16	16	44	52	102	51	55	73	101	265	42
32	32	85	105	211	102	113	153	203	437	85
64	64	171	212	398	204	227	313	405	755	171
					delay	(ns)				
8	0.1	0.4	4.0	1.9	1.0	2.4	1.5	4.2	3.2	0.3
16	0.1	0.4	8.6	3.7	1.7	5.5	3.3	8.2	5.5	0.3
32	0.1	0.4	17.6	6.7	1.8	11.6	7.5	16.2	11.1	0.3
64	0.1	0.4	35.7	14.3	2.2	24.0	15.7	32.2	22.9	0.3

ECE UNM

Operator Sharing

Ideally, synthesis software can identify these opportunities automatically, but in practice, this is rarely the case.

There are usually lots of opportunities to share resources using the basic VHDL constructs b/c in many cases, operations are *mutually exclusive*

The *value expressions* in priority network and multiplexing network are mutually exclusive in the sense that only one result is routed to the output

```
Conditional signal assignment (same for if stmt)
sig_name <= value_expr_1 when boolean_expr_1 else
value_expr_2 when boolean_expr_2 else
value_expr_3 when boolean_expr_3 else
...
Selected signal assignment (same for case stmt)
with select_expression select
sig_name <= value_expr_1 when choice_1,
value_expr_2 when choice_2, ...
value_expr_n when choice_n;</pre>
```



Operator Sharing

If same operator is used in different expressions, it can be shared Example 1: Original code:

```
r <= a+b when boolean_exp else</pre>
```

a+c;

Revised code: here the **operands** are routed, not the output of the adder

```
src0 <= b when boolean_exp else</pre>
```

```
с;
```

```
r <= a + src0;
```



(a) Original diagram

(b) Diagram with sharing

Original: Area: 2 adders, 1 MUX, Delay: $max(T_{adder}, T_{boolean}) + T_{MUX}$ With Sharing: Area: 1 adders, 1 MUX, Delay: $T_{boolean} + T_{MUX} + T_{adder}$









With Sharing: Area: 1 adder, 4 MUX

ECE 443



(10/2/09)

ECE 443

Operator Sharing

Note that the revised implementation has longer delay because of:

- The increased number of cascaded components in some cases
- The restriction on the available parallelism in other cases



(a) Original diagram

(b) Diagram with sharing

Original: **Area**: 2 adders, 1 inc, 1 MUX With Sharing: **Area**: 1 adder, 2 MUX

Note that in the revised scheme, the *sel exp* Boolean logic MUST be evaluated first before the addition takes place -- this is not the case in the original version



(a) Original diagram

exp

Original: Area: 2 adders, 2 MUX

ECE UNM



```
Operator Sharing
   Revised code:
     process(a,b,c,d,...)
         begin
         if boolean_exp then
            src0 \ll a;
            src1 <= b;</pre>
            x \leq sum;
            y <= (others=>'0');
         else
            src0 <= c;
            src1 <= d;</pre>
            x <= (others=>'1');
            y \leq sum;
         end if;
     end process;
     sum <= src0 + src1;</pre>
```



Operator Sharing

Worst case situation in which operator has **no** common sources or destinations



Is the sharing worthwhile in this case?

1 adder saved in original version but 2 MUX added in revised scheme

It depends on the size of the adder -- if optimized for speed, then it can be significantly larger than 2 MUX

Summary

- Merit of sharing depends on the complexity of the operator and the routing circuit
- Complex operators provide a lot of area savings
- Cost is increased propagation delay because of serial operation



A large circuit such as a microcontroller includes a lot of functions

Several functions may be related and can share a common circuit

Identifying these opportunities is more difficult and is something synthesis software can NOT do

Done in an *ad hoc* manner by designer and is based on his/her expertise

Consider add-sub circuit

ctrl	operation
0	a + b
1	a - b

Straightforward translation into VHDL:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity addsub is
```



```
Functionality Sharing
        port (
            a,b: in std_logic_vector(7 downto 0);
           ctrl: in std_logic;
            r: out std_logic_vector(7 downto 0)
        );
     end addsub;
     architecture direct arch of addsub is
        signal src0, src1, sum: signed(7 downto 0);
        begin
        src0 <= signed(a);</pre>
        src1 <= signed(b);</pre>
        sum <= src0 + src1 when ctrl='0' else</pre>
                src0 - src1;
        r <= std_logic_vector(sum);</pre>
     end direct arch;
```



This version is translated such that it includes an adder, subtractor and MUX



```
As we know, in 2's compliment, subtraction is implemented as a + \overline{b} + 1
```

```
architecture shared_arch of addsub is
```

```
signal src0, src1, sum: signed(7 downto 0);
signal cin: signed(0 downto 0); -- carry-in bit
begin
src0 <= signed(a);
src1 <= signed(b) when ctrl='0' else signed(not b);
cin <= "0" when ctrl='0' else "1";
sum <= src0 + src1 + cin;</pre>
```

r <= std logic vector(sum);</pre>

end shared_arch;



The '+ 1' is implemented by setting the carry-in bit to '1' of the adder

Most synthesis software should deduce that the '+ cin' is one bit and can be implemented in this fashion



Alternatively, you can manually describe the carry-in in the adder by adding an extra bit to the adder and operands

Original operands $a_7a_6a_5a_4a_3a_2a_1a_0$ and $b_7b_6b_5b_4b_3b_2b_1b_0$

New operands $a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0 l$ and $b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0 c_{in}$



After the addition, discard the low order bit

```
architecture manual_carry_arch of addsub is
   signal src0, src1, sum: signed(8 downto 0);
   signal b_tmp: std_logic_vector(7 downto 0);
   signal cin: std_logic; -- carry-in bit
   begin
   src0 <= signed(a & '1');</pre>
   b tmp <= b when ctrl='0' else</pre>
             not b;
   cin <= '0' when ctrl='0' else
           11';
   src1 <= signed(b_tmp & cin);</pre>
   sum <= src0 + src1;</pre>
   r <= std logic vector(sum(8 downto 1));</pre>
end manual carry arch;
```



As we know, *ieee.numeric_std* provides signed and unsigned, with signed in 2's complement format



Here, addition and subtraction operations are identical and therefore, the same hardware can be used for either data type



```
Functionality Sharing
   Unfortunately, this is not true for the relational operators, and therefore we need to
    craft a control signal into the VHDL code
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric std.all;
     entity comp2mode is
        port (
            a,b: in std_logic_vector(7 downto 0);
            mode: in std_logic;
            agtb: out std_logic
        );
     end comp2mode;
     architecture direct_arch of comp2mode is
        signal agtb_signed, agtb_unsigned: std_logic;
        begin
```



To create an opportunity for sharing, we need to handle the sign bit separately for signed operands

If the sign bits are **different**, then the positive number is larger for signed

```
If they are the same, compare the n-1 bits (without MSB) using normal comparison
Consider 1111 (-1), 1100 (-4), 1001(-7) -- after removing the MSB (sign bit)
111 > 100 > 001
```

Which is consistent with -1 > -4 > -7, so we can share the LSB compare logic



```
Functionality Sharing
     architecture shared_arch of comp2mode is
         signal a1_b0, agtb_mag: std_logic;
         begin
         a1 b0 <= '1' when a(7) = '1' and b(7) = '0' else
                    '0';
         agtb_mag <= '1' when a(6 \text{ downto } 0) > b(6 \text{ downto } 0)
                     else '0';
         agtb <= agtb_mag when (a(7)=b(7)) else
                   a1 b0 when mode='0' else -- unsigned mode
                   not a1 b0; -- signed mode
     end shared arch;
    Rules are
    • If a and b have same sign bit, compare in regular fashion
    • If a's sign bit is '1' and b's sign bit is '0', a is greater than b when in unsigned
      mode and b is greater than a in signed mode
```

• If *a*'s sign bit is '0' and *b*'s sign bit is '1', reverse the previous result

New version is about 1/2 size of dual mode version



```
Functionality Sharing
   Assume we need a full comparator, i.e., one that provides greater-than, equal-to and
    less-than -- straightforward approach
     library ieee;
     use ieee.std_logic_1164.all;
     entity comp3 is
        port (
             a,b: in std_logic_vector(15 downto 0);
             agtb, altb, aeqb: out std_logic
        );
     end comp3 ;
     architecture direct arch of comp3 is
        begin
        aqtb <= '1' when a > b else '0';
        altb <= '1' when a < b else '0';
        aeqb <= '1' when a = b else '0';
     end direct arch;
```



An obvious change is to share the resources of two of the compares to derive the third Another optimization is to recognize that the *equal-to* comparator is faster and smaller than the other two

```
architecture share2_arch of comp3 is
    signal eq, lt: std_logic;
    begin
    eq <= '1' when a = b else '0';
    lt <= '1' when a < b else '0';
    aeqb <= eq;
    altb <= lt;
    agtb <= not (eq or lt);
end share2_arch;</pre>
```

Text covers a

- absolute difference circuit
- three function barrel shifter circuit



ECE 443

Layout-Related Circuits

After synthesis, placement and routing will derive the actual physical layout of a digital circuit on a silicon chip

VHDL cannot specify the exact layout, but it can control the general "shape"

In general, "square" or 2-D circuits are better than a 1-D cascading-chain

•\Conditional signal assignment/if statement form a single "horizontal" cascading chain

• Selected signal assignment/case statement form a large "vertical" mux

• Neither is ideal



ECE UNM



and are XOR'ed to produce the output

Layout-Related Circuits

```
ECE 443
Consider the reduced-xor circuit (covered before), in which all input bits of the oper-
```

```
The previous 1-D schematic is described as follows
 library ieee;
 use ieee.std_logic_1164.all;
 entity reduced xor is
    port (
        a: in std_logic_vector(7 downto 0);
       y: out std logic
    );
 end reduced xor;
 architecture cascade1_arch of reduced_xor is
 begin
    y \le a(0) xor a(1) xor a(2) xor a(3) xor
          a(4) xor a(5) xor a(6) xor a(7);
 end cascade1_arch;
```

```
Layout-Related Circuits
   We can also use an 8-bit internal signal p to represent intermediate results
     architecture cascade2 arch of reduced xor is
         signal p: std_logic_vector(7 downto 0);
        begin
        p(0) <= '0' \text{ xor } a(0);
        p(1) <= p(0) xor a(1);
        p(2) \ll p(1) \text{ xor } a(2);
        p(3) \ll p(2) xor a(3);
        p(4) \ll p(3) xor a(4);
        p(5) <= p(4) xor a(5);
        p(6) <= p(5) xor a(6);
        p(7) <= p(6) xor a(7);
        y <= p(7);
     end cascade2 arch;
```

The repetitive nature allows for a more compact **vector** form as shown below



```
Layout-Related Circuits
architecture cascade_compact_arch of reduced_xor is
constant WIDTH: integer := 8;
signal p: std_logic_vector(WIDTH-1 downto 0);
begin
p <= (p(WIDTH-2 downto 0) & '0') xor a;
y <= p(WIDTH-1);
end cascade_compact_arch;</pre>
```

Although this design uses the minimal number of *XOR* gates, it suffers from long propagation delay

Although the synthesis tool is likely to produce a 2-D structure given the simplicity
of this circuit, the following is one way to guarantee it
architecture tree_arch of reduced_xor is
begin
 y <= ((a(7) xor a(6)) xor (a(5) xor a(4))) xor
 ((a(3) xor a(2)) xor (a(1) xor a(0)));
end tree_arch;</pre>



Comparison of n-input reduced xor

• Cascading chain :

Area: (n-1) xor gates, Delay: (n-1), Coding: easy to modify (scale)

• Tree:

Area: (n-1) xor gates, Delay: log₂n, Coding: not so easy to modify

Consider a reduced-xor-vector circuit

 $y_0 = a_0$ $y_1 = a_1 \oplus a_0$ $y_2 = a_2 \oplus a_1 \oplus a_0$ $y_3 = a_3 \oplus a_2 \oplus a_1 \oplus a_0$ $y_4 = a_4 \oplus a_3 \oplus a_2 \oplus a_1 \oplus a_0$ $y_5 = a_5 \oplus a_4 \oplus a_3 \oplus a_2 \oplus a_1 \oplus a_0$ $y_6 = a_6 \oplus a_5 \oplus a_4 \oplus a_3 \oplus a_2 \oplus a_1 \oplus a_0$ $y_7 = a_7 \oplus a_6 \oplus a_5 \oplus a_4 \oplus a_3 \oplus a_2 \oplus a_1 \oplus a_0$

Here, all combinations of the lower bits of the input signal are **xor**'ed to produce 8 outputs, y_i

The straightforward (no sharing) implementation is given below

```
Layout-Related Circuits
     library ieee;
     use ieee.std_logic_1164.all;
     entity reduced_xor_vector is
        port (
            a: in std logic vector(7 downto 0);
           y: out std_logic_vector(7 downto 0)
        );
     end reduced xor vector;
     architecture direct arch of reduced xor vector is
        begin
        y(0) <= a(0);
        y(1) <= a(1) xor a(0);
        y(2) \ll a(2) xor a(1) xor a(0);
        y(3) \le a(3) xor a(2) xor a(1) xor a(0);
        y(4) \le a(4) \text{ xor } a(3) \text{ xor } a(2) \text{ xor } a(1) \text{ xor } a(0);
        y(5) \le a(5) xor a(4) xor a(3) xor a(2) xor a(1)
           xor a(0);
```

This requires 28 **xor** gates if implemented un-optimized -- there are lots of *common sub-expressions* that can be shared

Code that shares is very similar to the *reduced-xor* code given earlier except all intermediate results are used as outputs

```
architecture shared1_arch of reduced_xor_vector is
    signal p: std_logic_vector(7 downto 0);
    begin
    p(0) <= a(0);
    p(1) <= p(0) xor a(1);
    p(2) <= p(1) xor a(2);
    p(3) <= p(2) xor a(3);</pre>
```

```
Layout-Related Circuits
        p(4) \ll p(3) xor a(4);
        p(5) \le p(4) xor a(5);
        p(6) <= p(5) xor a(6);
        p(7) <= p(6) xor a(7);
        y \leq p;
     end shared1_arch;
   As before, the pattern of assignments can be coded more efficiently
     architecture shared_compact_ar of reduced_xor_vector is
        constant WIDTH: integer := 8;
         signal p: std_logic_vector(WIDTH-1 downto 0);
        begin
        p <= (p(WIDTH-2 downto 0) & '0') xor a;
        y \ll p;
     end shared_compact_ar;
   All of these designs specify a 1-D structure, with the critical path to y(7)
```

Text gives version with parenthesis to force 2-D tree-type design

```
Layout-Related Circuits
   An ad hoc version that reduces both propagation delay to 3 gates AND uses only 12
    xor gates
     architecture optimal_tree_arch of reduced_xor_vector is
        signal p01, p23, p45, p67, p012,
                p0123, p456, p4567: std logic;
        begin
        p01 <= a(0) xor a(1);
        p23 <= a(2) xor a(3);
        p45 <= a(4) xor a(5);
        p67 <= a(6) xor a(7);
        p012 <= p01 xor a(2);
        p0123 <= p01 xor p23;
        p456 <= p45 xor a(6);
        p4567 <= p45 xor p67;
        y(0) <= a(0);
        y(1) <= p01;
        y(2) <= p012;
        y(3) <= p0123;
```



Layout-Related Circuits y(4) <= p0123 xor a(4);y(5) <= p0123 **xor** p45; y(6) <= p0123 **xor** p456; y(7) <= p0123 **xor** p4567; end optimal_tree_arch; a(0) y(0) p01 - y(1) a(1) p012 - y(2) a(2) p23 p0123 y(3) a(3) y(4) a(4) p45 - y(5) a(5) p456 - y(6) a(6) p67 p4567 y(7) a(7)

ECE UNM

(10/2/09)

Comparison of *n*-input reduced-xor-vector

• Cascading chain

Area: (n-1) xor gates, Delay: (n-1), Coding: easy to modify (scale)

• Multiple trees

Area: $O(n^2)$ xor gates, **Delay**: log_2n , **Coding**: not so easy to modify

• Optimal tree

Area: O(nlog₂n) xor gates, Delay: log₂n, Coding: difficult to modify

Unlike the previous example, synthesis is not able to convert cascading chain to the optimal tree (parallel-prefix)

```
Next consider a barrel shifter -- direct implementation
library ieee;
use ieee.std_logic_1164.all;
entity rotate_right is
    port(
        a: in std_logic_vector(7 downto 0);
```



```
Layout-Related Circuits
    (Barrel shifter)
             amt: in std logic vector(2 downto 0);
             y: out std_logic_vector(7 downto 0)
          );
      end rotate right;
      architecture direct_arch of rotate_right is
         begin
         with amt select
                                                          when "000",
              y<= a
                    a(0) & a(7 downto 1)
                                                        when "001",
                    a(1 downto 0) & a(7 downto 2) when "010",
                    a(2 \text{ downto } 0) \& a(7 \text{ downto } 3) \text{ when } "011",
                    a(3 \text{ downto } 0) \& a(7 \text{ downto } 4) \text{ when } "100",
                    a(4 \text{ downto } 0) \& a(7 \text{ downto } 5) \text{ when } "101",
                    a(5 \text{ downto } 0) \& a(7 \text{ downto } 6) \text{ when } "110",
                    a(6 \text{ downto } 0) \& a(7) \text{ when others}; -- 111
      end direct arch;
```

The barrel shifter rotates the input a by the amount specified, from 0 to 7 rotates



Problems with this include

- Wide MUXs cannot be effectively mapped to certain device technologies
- Input wires, *a*, route to all MUXs, so loading and congestion grows as $O(n^2)$
- The 'single narrow strip' shape makes place and route difficult

Better to do the wiring in levels



In each level, each bit of the *amt* signal determines if we rotate or pass through Note that the rotate amounts are different depending on the bit's position

After passing through all three levels, the number of rotations performed is equal to the sum of those performed at each level

 $amt(2)*2^2 + amt(1)*2^1 + amt(0)*2^0$

```
Layout-Related Circuits
     architecture multi level arch of rotate right is
        signal le0 out, le1 out, le2 out:
            std_logic_vector(7 downto 0);
        begin
        -- level 0, shift 0 or 1 bit
        le0_out <= a(0) \& a(7 \text{ downto } 1) \text{ when } amt(0) = '1' \text{ else}
                     a;
        -- level 1, shift 0 or 2 bits
        le1_out <= le0_out(1 downto 0) & le0_out(7 downto 2)</pre>
           when amt(1) = '1' else le0 out;
        -- level 2, shift 0 or 4 bits
        le2_out <= le1_out(3 downto 0) & le1_out(7 downto 4)</pre>
           when amt(2) = '1' else le1 out;
        v \leq le2 out;
     end multi level arch;
```

(10/2/09)



General Examples

- Gray code counter
- Signed addition with status
- Simple combinational multiplier

Gray code is a special sequence of values where only one bit changes in any two successive code.



Gray Code

Thus it minimizes the *number of transitions* that a signal switches between successive words

binary code	gray code	gray code	incremented gray code	
03020100	93929190	0000	0001	
0000	0000	0001	0011	
0001	0001	0011	0010	
0010	0011	0010	0110	
0011	0010	0110	0111	
0100	0110	0111	0101	
0101	0111	0101	0100	
0110	0101	0100	1100	
0111	0100	1100	1101	
1000	1100	1100	1111	
1001	1101	1101	1111	
1010	1111	1111	1110	
1011	1110	1110	1010	
1100	1010	1010	1011	
1101	1011	1011	1001	
1110	1001	1001	1000	
1111	1000	1000	0000	

Need to implement the gray code incrementer on the right

Straightforward way is to translate the table into a *selected signal assignment* stmt



```
Gray Code
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity g_inc is
       port (
           g: in std_logic_vector(3 downto 0);
           g1: out std_logic_vector(3 downto 0)
        );
    end g_inc ;
    architecture table arch of q inc is
       begin
       with q select
           q1 <= "0001" when "0000",
                 "0011" when "0001",
                 "0010" when "0011",
                 "0110" when "0010",
                 "0111" when "0110",
```



Gray Code

"0101"	when	"0111",	
"0100"	when	"0101",	
"1100"	when	"0100",	
"1101"	when	"1100",	
"1111"	when	"1101",	
"1110"	when	"1111",	
"1010"	when	"1110",	
"1011"	when	"1010",	
"1001"	when	"1011",	
"1000"	when	"1001",	
"0000"	when	others;	 "1000"

```
end table_arch;
```

Although this VHDL code is simple, it is **not** scalable b/c revisions take on order $O(n^2)$

Unfortunately, there is no easy algorithm to derive the next Gray code directly However, an algorithm **does exist** to *convert* between binary and Gray code, and therefore one implementation is to use a binary incrementer

Gray Code

So the algorithm is to 1) convert a Gray code to binary, 2) increment binary and 3) covert back

The conversion is based on the following

The *i*th bit (g_i) of the Gray code word is '1' if the *i*th bit and (i + 1)th bit, i.e., b_i

binary code b ₃ b ₂ b ₁ b ₀	gray code $q_3q_2q_1q_0$	Binary to Gray	$g_3 = b_3 \oplus 0 = b_3$ $g_2 = b_2 \oplus b_3$
0000	0000	$g_i = b_i \oplus b_{i+1}$	$g_1 = b_1 \oplus b_2$
0001	0001	-i i $i+1$	$a_2 = b_2 \oplus b_1$
0010	0011		$90 = 00 \oplus 01$
0011	0010		
0100	0110		
0101	0111	~	$b_3 = q_3 \oplus 0 = q_3$
0110	0101	Gray to Binary	
0111	0100		$o_2 = g_2 \oplus o_3 = g_2 \oplus g_3$
1000	1100	$b_i = g_i \oplus b_{i+1}$	$b_1 = g_1 \oplus b_2 = g_1 \oplus g_2 \oplus g_3$
1001	1101	ι ι ι ι ι	$b_{2} - a_{2} \oplus b_{1} - a_{2} \oplus a_{4} \oplus a_{2} \oplus a_{4}$
1010	1111		$y_0 = g_0 \oplus y_1 = g_0 \oplus g_1 \oplus g_2 \oplus g_3$
1011	1110		
1100	1010		Note recursive expansion is
1101	1011		possible
1110	1001		T · · · 1
1111	1000		Very similar to
5	000000		reduced-xor-vector

and b_{i+1} of the corresponding binary word are different

ECE UNM

(10/2/09)

```
Gray Code
    architecture compact arch of q inc is
       constant WIDTH: integer := 4;
        signal b, b1: std_logic_vector(WIDTH-1 downto 0);
       begin
        -- Gray to binary
       b \leq q xor ('0' \& b(WIDTH-1 downto 1));
        -- binary increment
       b1 <= std_logic_vector((unsigned(b)) + 1);</pre>
        -- binary to Gray
       g1<= b1 xor ('0' & b1(WIDTH-1 downto 1));
    end compact arch;
```

This code is independent of the input size (revision time O(1)) and uses a binary adder (of which there are many to choose from!)

Signed Addition with Status

The default '+' VHDL operator does not allow for *status signals*

Common status signals reflecting the result of the addition include

- *zero*: Is the result 0?
- *sign*: What is the sign of the result?
- *overflow*: Did the result overflow?

Also, *carry* signals (*carry in* and *out*) pass information between successive additions Needed, for example, when you build a 64-bit adder from 8-bit adders

Given these status signals, it is important to note that *overflow* must be checked first because the other status signals are *invalid* in this case

The following deductions can be made

- If the two operands have different sign bits, then overflow is NOT possible
- If the two operands *and* the result have the same sign, then overflow did not occur
- If the two operands have the same sign *but* the result has a different sign, overflow **occurred**





ECE 443

Signed Addition with Status

The following logic expression captures the last condition, with s_a , s_b and s_s representing the signs of the *a* and *b* operands and the sign of the sum, *s*

overflow = $(s_a \bullet s_b \bullet \overline{s_s}) + (\overline{s_a} \bullet \overline{s_b} \bullet s_s)$

Note that *zero* may be true when it shouldn't be if *overflow* occurred, e.g., summing "1000" and "1000" using a 4-bit adder produces "0000"

Similar arguments hold for *sign* -- sign of the above is '0' but it should be '1', therefore, if overflow occurs, then the *sign* signal should be inverted

The *carry_in* and *carry_out* signals are appended to the right and left, resp.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity adder_status is
    port (
        a,b: in std_logic_vector(7 downto 0);
```



```
Signed Addition with Status
           cin: in std_logic;
           sum: out std logic vector(7 downto 0);
           cout, zero, overflow, sign: out std_logic
        );
    end adder status;
    architecture arch of adder status is
        signal a_ext, b_ext, sum_ext: signed(9 downto 0);
        signal ovf: std_logic;
        alias sign_a: std_logic is a_ext(8);
        alias sign_b: std_logic is b_ext(8);
        alias sign_s: std_logic is sum_ext(8);
        begin
     -- bit extend the operands on both sides
        a ext <= signed('0' & a & '1');</pre>
        b ext <= signed('0' & b & cin);</pre>
        sum ext <= a ext + b ext;</pre>
```

```
Signed Addition with Status
        ovf <= (sign a and sign b and (not sign s)) or
                ((not sign a) and (not sign b) and sign s);
        cout <= sum_ext(9);</pre>
     -- Invert sign if overflow occurred
        sign <= sum ext(8) when ovf='0' else
                not sum ext(8);
     -- zero is invalid is overflow occurred
        zero <= '1' when (sum ext(8 downto 1)=0 and ovf='0')
                else '0';
        overflow <= ovf;</pre>
        sum <= std_logic_vector(sum_ext(8 downto 1));</pre>
    end arch;
```

Simple Combinational Multiplier

A simple multiplier can be constructed using *first principles*

×					$a_3 \\ b_3$	$a_2 \\ b_2$	$a_1 \\ b_1$	$a_0 \\ b_0$	multiplicand multiplier
+		a_3b_3	$a_3b_2 \\ a_2b_3$	$a_3b_1\ a_2b_2\ a_1b_3$	$a_3b_0\ a_2b_1\ a_1b_2\ a_0b_3$	$a_2b_0\\a_1b_1\\a_0b_2$	$a_1b_0\\a_0b_1$	$a_0 b_0$	
	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0	product

Simple algorithm:

Multiply the digits of the multiplier, b₃b₂b₁b₀ by the multiplicand by A, one at a time to obtain b₃*A, b₂*A, b₁*A and b₀*A

Given b_i can only be '0' or '1', the product can only be '0' or A

Multiplication is performed using the **and** operation, i.e., $b_i^*A = (a_3b_i, a_2b_i, a_1b_i, a_0b_i)$



Simple Combinational Multiplier Simple algorithm: • Shift b_i^*A to the left *i* positions • Add the shifted b_i^*A terms to obtain the final product **library** ieee; use ieee.std_logic_1164.all; **use** ieee.numeric std.**all**; entity mult8 is port (a, b: **in** std_logic_vector(7 **downto** 0); y: **out** std_logic_vector(15 **downto** 0)); end mult8; architecture comb1_arch of mult8 is **constant** WIDTH: integer:=8; **signal** au, bv0, bv1, bv2, bv3, bv4, bv5, bv6, bv7: unsigned(WIDTH-1 downto 0);



```
Simple Combinational Multiplier
        signal p0,p1,p2,p3,p4,p5,p6,p7,prod:
           unsigned(2*WIDTH-1 downto 0);
        begin
        au <= unsigned(a);
        bv0 \ll (others = b(0));
        bv1 \ll (others \gg b(1));
        bv2 <= (others => b(2));
        bv3 <= (others=>b(3));
        bv4 <= (others = >b(4));
        bv5 <= (others=>b(5));
        bv6 <= (others=>b(6));
        bv7 <= (others = >b(7));
        p0 <="00000000" & (bv0 and au);
        p1 <="0000000" & (bv1 and au) & "0";
        p2 <= "000000" & (bv2 and au) & "00";
        p3 <="00000" & (bv3 and au) & "000";
        p4 <="0000" & (bv4 and au) & "0000";
```

ECE UNM

Simple Combinational Multiplier

```
p5 <="000" & (bv5 and au) & "00000";
p6 <="00" & (bv6 and au) & "000000";
p7 <="0" & (bv7 and au) & "0000000";
prod <= ((p0+p1)+(p2+p3))+((p4+p5)+(p6+p7));
y <= std_logic_vector(prod);
end comb1_arch;
```

See text for alternative architecture, as well as examples of a *Hamming distance* circuit and *programmable priority encoder*

