## Sequential Circuit Design: Principle

Outline:

- Overview of sequential circuits
- Synchronous circuits
- Danger of synthesizing asynchronous circuit
- Inference of basic memory elements
- Simple design examples
- Timing analysis
- Alternative one-segment coding style
- Use of variable for sequential circuit

## **Overview of sequential circuit**

• Combinational vs sequential circuit

Sequential circuit: output is a function of current input and state (memory)

• Basic memory elements

D latch

D FF (Flip-Flop)

RAM (not possible to derive a portable, device-independent VHDL code to infer a RAM module)

#### **D** Latch

**D latch** is a *level* sensitive memory element, while the **D flip-flop** (**FF**) is an *edge* sensitive memory element





(d) D FF with asynchronous reset

Note that for the D latch, next state  $q^*$  is d when the control signal c (often clock) is high, while  $q^*$  is q when c is low

#### **D** Latch

Timing diagram for D-latch -- note that d is sampled and stored on falling edge of c.



Since the latch is "transparent" when *c* is asserted, it may cause *racing* if a loop exists in the circuit



Cannot be used to *swap* data because of loop

Not often used in synthesis because of this

ECE UNM

d

(c) neg-edge triggered D FF



reset

Ł

d

0

(d) D FF with asynchronous reset

Activation implies it samples the value on its *d* input, stores the value in its memory and propagates the value to its output q

# D Flip Flop (FF)

- D FF have advantages
- *glitches* on *d* do **not** effect the state of the memory
- The is no **race** condition -- swap circuits actually work

D FF disadvantages

• About twice as large as a D latch

Timing behavior of a D FF:



• Clock-to-q delay ( $T_{cq}$ ): Delay required for sampled *d* value to show up on *q* 

# **D** Flip Flop (FF)

- Setup time (T<sub>setup</sub>): time *interval* that *d* must be stable for **before** the rising edge of clock
- Hole time  $(T_{hold})$ : time *interval* that *d* must be stable for **after** the rising edge.



 $T_{cq}$  is corresponds to the propagation delay of a combinational circuit, while  $T_{setup}$  and  $T_{hold}$  are **timing constraints** -- *d* must be stable for a time interval around clk

If *d* changes during this interval, a *setup time* or *hold time* violation occurs and the D FF may enter a **metastable** state (*q* is neither a 0 or 1)

#### The Clock Signal

The clock signal plays a key role in sequential circuit design Systems can be classified according to the clock signal arrangement

#### **Globally synchronous circuit**

All memory elements (D FFs) are controlled (*synchronized*) by a common global clock signal (most popular)

#### **Globally asynchronous but locally synchronous circuit (GALS)**

Used in cases in which the components of the design are spread too far apart to allow a single *synchronous* clock -- a globally asynchronous circuit results

However, the smaller subsystems use a synchronous clock internally

Special interface circuits needed between subsystems to ensure proper operation

#### **Globally asynchronous circuits**

No clock is used to coordinate the memory elements

#### The Clock Signal

#### **Globally asynchronous circuits**

There are two categories

- Systems that do not use the clock in a disciplined manner, for example, a *ripple counter*: clock port of an FF is connected to the *q* output of previous FF Poor design and not recommended
- Systems that contain 'clockless' memory components such as the latch or a combinational circuit with feedback loops (*asynchronous circuit*)
   Proper design is entirely different to synchronous circuits not recommended for HDL synthesis either

# Synchronous circuit



ECE UNM



## **Synchronous Circuits**

Operation is as follows:

- At the rising edge of the clock, *state\_next* is sampled and stored into the register (and becomes the new value of *state\_reg*)
- The external *inputs* and *state\_reg* signals propagate through **next-state** and **output** logic to determines the new values of the *state\_next* and *output* signals
- At the rising edge of the clock, the new value of *state\_next* is sampled and stored and the process repeats

Note that the clock **period** needs to be large enough to accommodate the propagation delay of the *next-state* logic, the *clock-to-q* delay and the *setup time* of the FFs

Advantages of synchronous design

- A single global clock makes the task of satisfying the *timing constraints* of a design with of *thousands* of FFs manageable and doable
- The synchronous model separates the combinational components from the memory elements, making it possible to treat the combinational part by itself
- Propagation delay anomalies such as *hazards* can be dealt with easily by focusing on the worst case timing behavior

#### **Synchronous Circuits**

Therefore, the synchronous model reduces a complex sequential circuit to a single closed feedback loop and greatly simplifies the design process

#### Types of synchronous circuits

• **Regular** sequential circuit

State representation, transitions and next-state logic have a simple, regular pattern, as in a incrementor or shift register

#### • Random sequential circuit (FSM)

More complicated state transitions and no special relationship between states and their binary representations -- next-state logic is *random* 

#### • **Combined** sequential circuit (FSM with a Data path, FSMD -- RTL)

Combines regular sequential circuit and an FSM, with FSM acting as control for the sequential circuit

#### Danger of Synthesizing an Asynchronous Circuit

Consider the D Latch described earlier

We can write VHDL code as follows to represent it



```
Danger of Synthesizing an Asynchronous Circuit
                    q*
         d
           q
                    q
                0
         С
                   d
             (a) D latch
     library ieee;
     use ieee.std_logic_1164.all;
     entity dlatch is
        port (
            c: in std_logic;
            d: in std_logic;
           q: out std_logic
        );
     end dlatch;
     architecture demo_arch of dlatch is
        signal q_latch: std_logic;
        begin
```



Danger of Synthesizing an Asynchronous Circuit process(c, d, q\_latch) begin if (c='1') then q latch  $\leq d$ ; else q\_latch <= q\_latch;</pre> end if; end process; q <= q\_latch;</pre>

end demo\_arch;

Synthesis software will recognize this as the code for a D latch and should infer a predesigned D-latch from the cell library

But what if we try to synthesis it from scratch, using simple gates?



ECE UNM

ECE 443

#### Danger of Synthesizing an Asynchronous Circuit

Here we see the implementation is combinational except for that the *output* is looped around as an input

Unfortunately, there is a serious *timing* problem with this circuit

Assume all gates have a propagation delay of *T* and *c*, *d* and *q* are initially '1'



ECE UNM

### **Inference of Basic Memory Elements**

You should use the following 'templates' to create latches and FFs, so that the *predesigned* library cells are inferred by the synthesis tools.

#### **D** Latch

• Eliminate the *else* branch to create a latch



(a) D latch

```
library ieee;
use ieee.std_logic_1164.all;
entity dlatch is
    port(
        c: in std_logic;
        d: in std_logic;
        q: out std_logic
```



```
Inference of Basic Memory Elements
        );
     end dlatch;
     architecture arch of dlatch is
        begin
      -- c and d in sens. list b/c process sens. to both
        process(c, d)
           begin
            if (c='1') then
               q <= d;
           end if;
        end process;
     end arch;
   Pos Edge-Triggered D FF
   • No else branch -- NOTE sensitivity list
     library ieee;
     use ieee.std_logic_1164.all;
```



```
Inference of Basic Memory Elements
                         clk
                               q*
                          0
                               q
                  > clk
                               q
                               d
                  (b) pos-edge triggered D FF
     entity dff is
        port (
            clk: in std_logic;
            d: in std_logic;
            q: out std_logic
        );
     end dff;
     architecture arch of dff is
        begin
        process(clk) -- d not needed b/c process does nothing
            begin -- when d changes (unlike latch)
```

#### **Inference of Basic Memory Elements** -- 'event is true when clk changes, clk='1' is true when -- NEW value of clk is '1' -- together means rising edge if (clk'event and clk='1') then -- can also use q <= d; -- rising edge(clk) **end if**; -- if std\_logic\_logic\_1164 incl. end process; **end** arch; **Neg Edge-Triggered D FF** clk q\* 0 q 1 q 7 d

ECE UNM

#### Inference of Basic Memory Elements D FF with Asynchronous Reset

• No else branch -- NOTE sensitivity list

	reset	clk	q*
d q	1	-	0
clk	0	0	q
reset	0	1	q
	0	₹	d

```
library ieee;
use ieee.std_logic_1164.all;
entity dffr is
    port(
        clk: in std_logic;
        reset: in std_logic;
        d: in std_logic;
        q: out std_logic
        );
end dffr;
```



```
Inference of Basic Memory Elements
     architecture arch of dffr is
        begin
        process(clk,reset)
            begin
            if (reset='1') then
               q <= '0';
            elsif rising_edge(clk) then
               q <= d;
            end if;
        end process;
     end arch;
   Register
   • Multiple D FFs with same clock and reset
     library ieee;
```

```
use ieee.std_logic_1164.all;
```



```
Inference of Basic Memory Elements
    entity reg8 is
        port (
           clk, reset: in std_logic;
           d: in std_logic_vector(7 downto 0);
           q: out std_logic_vector(7 downto 0)
        );
    end reg8;
    architecture arch of reg8 is
        begin
        process(clk, reset)
           begin
           if (reset='1') then
              q <= (others=>'0');
           elsif (clk'event and clk='1') then
              q <= d;
           end if;
        end process; end arch;
```



#### Simple Design Examples

Easiest way to create a sequential circuit is to follow the block diagram



- Build the register
- Code the next-state and output logic (combinational circuits)

## **D FF with Sync Enable**

• Note that the *en* is sampled on rising edge of clock



ECE UNM



```
Simple Design Examples
    library ieee;
    use ieee.std_logic_1164.all;
    entity dff_en is
       port (
           clk: in std_logic;
           reset: in std_logic;
           en: in std_logic;
           d: in std_logic;
           q: out std logic
        );
    end dff_en;
    architecture two_seg_arch of dff_en is
        signal q_reg: std_logic;
        signal q_next: std_logic;
       begin
```



```
Simple Design Examples
        -- D FF
        process(clk, reset)
            begin
            if (reset='1') then
               q req <= '0';</pre>
            elsif (clk'event and clk='1') then
               q_reg <= q_next;</pre>
            end if;
        end process;
        -- next-state logic
        q_next <= d when en ='1' else</pre>
                    q_reg;
        -- output logic
        q <= q_reg;</pre>
     end two_seg_arch;
```





```
Simple Design Examples
     architecture two_seg_arch of tff is
        signal q_reg: std_logic;
        signal q_next: std_logic;
        begin
        -- D FF
        process(clk, reset)
           begin
           if (reset='1') then
              q req <= '0';</pre>
           elsif (clk'event and clk='1') then
              q_reg <= q_next;</pre>
           end if;
        end process;
        -- next-state logic
        q_next <= q_reg when t='0' else</pre>
                   not(q_reg);
```



Simple Design Examples

-- output logic
q <= q\_reg;
end two\_seg\_arch;</pre>

#### Free-Running Shift Register (no control signals)



Can be used to carry out parallel-to-serial conversion

Conceptually, we can re-arrange the FFs into a column and treat them as a single memory block (see below)



ECE UNM

```
Simple Design Examples
    library ieee;
    use ieee.std_logic_1164.all;
    entity shift_right_register is
       port (
           clk, reset: in std logic;
           d: in std_logic;
          q: out std_logic
        );
    end shift_right_register;
    architecture two_seg_arch of shift_right_register is
        signal r_reg: std_logic_vector(3 downto 0);
        signal r next: std logic vector(3 downto 0);
       begin
        -- register
       process(clk, reset)
           begin
```

```
Simple Design Examples
            if (reset='1') then
               r req <= (others=>'0');
            elsif (clk'event and clk='1') then
               r_reg <= r_next;</pre>
           end if;
        end process;
        -- next-state logic (shift right 1 bit)
        r_next <= d & r_reg(3 downto 1);</pre>
        -- output
        q <= r_reg(0);</pre>
     end two seq arch;
```

29

ECE UNM

#### Simple Design Examples Universal Shift Register

• Designed to implement 4 ops: parallel load, shift right, shift left, pause



library ieee; use ieee.std\_logic\_1164.all;

```
entity shift_register is
    port(
        clk, reset: in std_logic;
```



```
Simple Design Examples
           ctrl: in std_logic_vector(1 downto 0);
           d: in std_logic_vector(3 downto 0);
           q: out std_logic_vector(3 downto 0)
        );
    end shift register;
    architecture two_seg_arch of shift_register is
        signal r_reg: std_logic_vector(3 downto 0);
        signal r next: std logic vector(3 downto 0);
       begin
        -- register
       process(clk, reset)
           begin
           if (reset='1') then
              r req <= (others=>'0');
           elsif (clk'event and clk='1') then
              r_reg <= r_next;</pre>
```



```
Simple Design Examples
           end if;
        end process;
        -- next-state logic
       with ctrl select
           r_next <=
                                       when "00", -- no op
             r_reg
             r_reg(2 downto 0) & d(0) when "01", -- sft left
             d(3) & r_reg(3 downto 1) when "10", -- sft rght
                                        when others;
             d
        -- output
        q <= r_reg;</pre>
    end two_seg_arch;
```

# Simple Design Examples Arbitrary Sequence Counter input pattern output pattern 000 011 011 110

```
011 110
110 101
101 111
111 000
```

```
library ieee;
use ieee.std_logic_1164.all;
entity arbi_seq_counter4 is
    port(
        clk, reset: in std_logic;
        q: out std_logic_vector(2 downto 0)
    );
end arbi_seq_counter4;
```



```
Simple Design Examples
    architecture two_seg_arch of arbi_seq_counter4 is
        signal r_reg: std_logic_vector(2 downto 0);
        signal r_next: std_logic_vector(2 downto 0);
       begin
        -- register
       process(clk, reset)
           begin
           if (reset='1') then
              r req <= (others=>'0');
           elsif (clk'event and clk='1') then
              r_reg <= r_next;</pre>
           end if;
        end process;
```

ECE 443

#### Simple Design Examples

```
-- next-state logic

r_next <= "011" when r_reg="000" else

"110" when r_reg="011" else

"101" when r_reg="110" else

"111" when r_reg="101" else

"000"; -- r_reg="111"

-- output logic

q <= r_req;
```

```
end two_seg_arch;
```

#### **Free-Running Binary Counter**

•With a *max\_pulse* output: asserted when counter is all '1's

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```



```
Simple Design Examples
    entity binary counter4 pulse is
       port (
           clk, reset: in std_logic;
          max_pulse: out std_logic;
           q: out std logic vector(3 downto 0)
        );
    end binary_counter4_pulse;
    architecture two_seg_arch of binary_counter4_pulse is
        signal r req: unsigned(3 downto 0);
        signal r_next: unsigned(3 downto 0);
       begin
        -- register
       process(clk, reset)
          begin
           if (reset='1') then
              r req <= (others=>'0');
```
```
Simple Design Examples
             elsif (clk'event and clk='1') then
                r_reg <= r_next;</pre>
             end if;
         end process;
         -- next-state logic
         r next <= r reg + 1;
         -- output logic
         q <= std_logic_vector(r_reg);</pre>
         max pulse <= '1' when (r reg="1111") else</pre>
                         '0':
     end two seq arch;
   Note that it 'wraps' automatically
        Poor practice -- may confuse some synthesis tools b/c mod op is not synthesiz-
        able
     r_next <= (r_reg + 1) mod 16;</pre>
```



# **Binary Counter**

• Bells & whistles

syn_clr	load	en	q*	operation
1	-		$00 \cdots 00$	synchronous clear
0	1	-	d	parallel load
0	0	1	q+1	count
0	0	0	q	pause



```
Simple Design Examples
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity binary counter4 feature is
       port (
           clk, reset: in std_logic;
           syn_clr, en, load: in std_logic;
           d: in std_logic_vector(3 downto 0);
           q: out std logic vector(3 downto 0)
        );
    end binary_counter4_feature;
    architecture two_seg_arch of binary_counter4_feature is
       signal r_reg: unsigned(3 downto 0);
       signal r next: unsigned(3 downto 0);
       begin
```

```
Simple Design Examples
        -- register
       process(clk, reset)
           begin
           if (reset='1') then
              r req <= (others=>'0');
           elsif (clk'event and clk='1') then
              r_reg <= r_next;</pre>
           end if;
        end process;
        -- next-state logic
        r_next <= (others=>'0') when syn_clr='1' else
                  unsigned(d) when load='1' else
                  r reg + 1 when en = '1' else
                  r_reg;
        -- output logic
        q <= std_logic_vector(r_reg);</pre>
    end two_seq_arch;
```

```
Simple Design Examples
   Decade (mod-10) Counter
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity mod10_counter is
       port (
           clk, reset: in std_logic;
           q: out std_logic_vector(3 downto 0)
        );
    end mod10 counter;
    architecture two seg arch of mod10 counter is
       constant TEN: integer := 10;
        signal r_reg: unsigned(3 downto 0);
        signal r next: unsigned(3 downto 0);
       begin
        -- register
```

```
Simple Design Examples
        process(clk, reset)
           begin
           if (reset='1') then
              r req <= (others=>'0');
           elsif (clk'event and clk='1') then
              r_reg <= r_next;</pre>
           end if;
        end process;
        -- next-state logic
        r_next <= (others=>'0') when r_reg=(TEN-1) else
                   r req + 1;
        -- output logic
        q <= std_logic_vector(r_reg);</pre>
     end two seq arch;
```



RTL schematic



#### Programmable *mod-m* Counter

```
• Can be modified to use a constant m between "0010" and "1111"
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity prog_counter is
    port(
        clk, reset: in std_logic;
        m: in std_logic_vector(3 downto 0);
```



```
Simple Design Examples
           q: out std logic vector(3 downto 0)
        );
    end prog_counter;
    architecture two_seg_clear_arch of prog_counter is
        signal r_reg: unsigned(3 downto 0);
        signal r_next: unsigned(3 downto 0);
       begin
        -- register
        process(clk, reset)
           begin
           if (reset='1') then
              r req <= (others=>'0');
           elsif (clk'event and clk='1') then
              r req <= r next;</pre>
           end if;
        end process;
```



Contains a *incrementor*, a *decrementor* and *comparator* but note that the statement

```
r_reg = (unsigned(m) - 1);
can be written as
  (r_reg + 1) = unsigned(m)
architecture two_seg_effi_arch of prog_counter is
    signal r_reg: unsigned(3 downto 0);
    signal r_next, r_inc: unsigned(3 downto 0);
```

begin

ECE UNM



```
Simple Design Examples
        -- register
        process(clk, reset)
           begin
           if (reset='1') then
              r req <= (others=>'0');
           elsif (clk'event and clk='1') then
              r_reg <= r_next;</pre>
           end if;
        end process;
        -- next-state logic
        r_inc <= r_reg + 1;
        r next <= (others=>'0') when r inc=unsigned(m) else
                  r inc;
        -- output logic
        q <= std_logic_vector(r_reg);</pre>
    end two_seg_effi_arch;
```



ECE 443

Combinational circuit:

Characterized by propagation delay

Sequential circuit:

Has to satisfy setup/hold time constraint and is characterized by *maximal clock rate* (e.g., 200 MHz counter, 2.4 GHz Pentium II)

Setup time and *clock-to-q* delay of register and the propagation delay of nextstate logic are embedded in clock rate





*state\_next* delay is effected by three sources

- *state\_reg* output -- part of the same loop and sync'ed by same clock (timing below)
- synchronized external input from a subsystem that uses the same clock
- unsynchronized external input -- must use synchronization circuit

For the first 2 items, we can adjust clock rate to prevent timing violations

From the timing diagram below (which shows the timing behavior of the closed loop system), at time  $t_0$ , the clock changes from '0' to '1'

We assume *state\_next* does not change within the setup and hold periods

After the clock-to-q delay  $(T_{cq})$ , the register's output, *state\_reg*, stabilizes at time  $t_1$  (which is  $t_0 + T_{cq}$ )

Since *state\_reg* is input to the next-state logic, the output of next-state logic changes at times  $T_{next(min)}$  and  $T_{next(max)}$  which represent fastest and slowest paths through it

Therefore, *state\_next* changes at  $t_2 (t_1 + T_{next(min)})$  and stabilizes at  $t_3 (t_1 + T_{next(max)})$ 

## Hardware Design with VHDL Sequential Circuit Design I





The setup time constraint indicates that *state\_next* MUST be stabilized at least  $T_{setup}$  before the next sampling edge at  $t_5$  -- given by  $t_4$  in the timing diagram

 $t_3 < t_4$ 

From timing diagram

 $t_3 = t_0 + T_{cq} + T_{next(max)}$  $t_4 = t_5 - T_{setup} = t_0 + T_c - T_{setup}$ 

The inequality above can be re-written as

 $t_0 + T_{cq} + T_{next(max)} < t_0 + T_c - T_{setup}$ 

which simplifies to

 $T_{cq} + T_{next(max)} + T_{setup} < T_{c}$ 

Therefore, minimal clock period is

 $T_{C(min)} = T_{Cq} + T_{next(max)} + T_{setup}$ 

ECE UNM





For a given technology,  $T_{cq}$  and  $T_{setup}$  of a D FF are obtained a data sheet

Therefore, we can determine the minimum clock period (maximum clock rate) once the propagation delay of the next-state logic



Let 
$$T_{cq} = 1$$
 ns and  $T_{setup} = 0.5$  ns

Since 1 bit shift logic only involves routing (no gates) -- assuming 0 delay associated with the wires, then max frequency is 1/1.5 ns = 666.7 MHz

Text goes over other examples which incorporate combinational blocks where delay is > 0.

#### Timing Analysis **Hold Time Violation** Period of time that the input signal must be stabilized after the sampling edge to th t1 t2 t3 t5 clk Tcq ┥ Tcq 😽 -> s2 s1 state\_reg s01 -Tnext(max) Tnext(min) state\_next s2 s1 Thold setup invalid value (transient period) *start\_next* must be stable between $t_0$ and $t_h (t_0 + T_{hold})$

ECE UNM

(11/23/09)

The earliest time that *state\_next* changes is  $t_2$ 

 $t_h < t_2$ 

And

 $t_2 = t_0 + T_{cq} + T_{next(min)}$  $t_h = t_0 + T_{hold}$ 

#### Then

 $t_0 + T_{hold} < t_0 + T_{cq} + T_{next(min)}$ 

Simplifying

 $T_{hold} < T_{Cq} + T_{next(min)}$ 

In cases in which the output of one FF drives the input to the next (no gate delays),  $T_{next(min)}$  can be close to 0 and

 $T_{hold} < T_{cq}$ 

Manufacturers usually guarantee this relationship holds on these *intrinsic* parameters of the FF, but one concern is related to clock skew to be discussed

(11/23/09)

We need to also consider the timing characteristics of **external inputs and outputs** (in addition to the closed loop just discussed)

The outputs of a circuit can be divided into Moore outputs and Mealy outputs.

For Moore outputs, the output signal is a function of *system state*, i.e., the state registers only, while Mealy outputs depend on both the state and external inputs



The two types can co-exist in the same circuit

The main timing parameter for both types is  $T_{co}$  -- the time required to obtain a valid output signal after the *rising* edge of the clock

 $T_{co}$  is the sum of the clock-to-q delay of the FF and propagation delay of the output logic

 $T_{co} = T_{cq} + T_{output}$ 

Note that for Mealy, the input can affect the output **directly** 

Text covers timing issues related to external synchronized inputs

## **Alternative One-Segment Coding Style**

Although it is possible to combine the memory elements with next-state and output logic into one segment, you should avoid this coding practice b/c it is error prone

```
Consider the D FF with Sync Enable covered earlier
architecture one_seg_arch of dff_en is
begin
process(clk, reset)
begin
```





(a) Function table

(b) Conceptual diagram

ECE UNM

(11/23/09)

q

#### **Alternative One-Segment Coding Style**

The difference is the addition of the *if* (en = '1') *then* statement added inside the *elsif* branch

```
We interpret this as "at the rising edge of clk, if en is '1', q gets the value of the d input"
```

```
The absence of the else implies that if en is not '1', the q keeps its previous value
This correctly describes the function of the en signal
```



Hardware Design with VHDL Sequential Circuit Design I

```
Alternative One-Segment Coding Style
        elsif (clk'event and clk='1') then
        if (t='1') then
            q_reg <= not q_reg;
        end if;
        end if;
        end if;
        end process;
        q <= q_reg;
        end one_seg_arch;
```

Here, the internal signal  $q_{reg}$  represents **both** the content and the output of a FF

The following statement appears strange at first glance

```
q_reg <= not q_reg;</pre>
```

The interpretation is that the  $q\_reg$  on the right side represents the current value of the FF and (*not*  $q\_reg$ ) represents the new value

On the rising edge of clk, the new value is stored into the FF named  $q_reg$ 





```
Alternative One-Segment Coding Style
        elsif (clk'event and clk='1') then
        r_reg <= r_reg + 1;
        if (r_reg = "1111") then
            max_pulse <= '1';
        else
            max_pulse <= '0';
        end if;
        end if;
        end if;
        end j;
        end if;
        end if;
        end if;
        end process;
        q <= std_logic_vector(r_reg);
        end not_work_one_seg_glitch_arch;
```

This does NOT work as expected because the following is INSIDE the *if* (*clk'event*...

```
if (r_reg = "1111") then
    max_pulse <= '1';
else
    max_pulse <= '0';
end if;</pre>
```



## Alternative One-Segment Coding Style

This creates a *1*-bit register for *max\_pulse* -- which works as a buffer and creates a **1** clock signal delay of the output pulse

*max\_pulse* will be asserted with  $r_reg = "0000"$ 



ECE UNM



```
Alternative One-Segment Coding Style
        process(clk, reset)
           begin
           if (reset='1') then
               r req <= (others=>'0');
           elsif (clk'event and clk='1') then
               r_reg <= r_reg + 1;
           end if;
        end process;
        q <= std_logic_vector(r_reg);</pre>
        max_pulse <= '1' when r_reg = "1111" else</pre>
                       '0';
     end work_one_seg_glitch_arch;
   One more example -- consider the Programmable Counter
     architecture not_work_one_arch of prog_counter is
        signal r req: unsigned(3 downto 0);
        begin
```

```
Alternative One-Segment Coding Style
        process(clk, reset)
           begin
           if (reset='1') then
              r req <= (others=>'0');
           elsif (clk'event and clk='1') then
              r_reg <= r_reg + 1;
              if (r reg = unsigned(m)) then
                  r req<= (others=>'0');
              end if;
           end if;
        end process;
        q <= std_logic_vector(r_reg);</pre>
    end not_work_one_arch;
```

Does NOT work as expected because a signal is NOT updated until **the end of the process**.



Hardware Design with VHDL Sequential Circuit Design I

```
Alternative One-Segment Coding Style
   Thus r_reg is updated to r_reg+1 at the end, and not when if (r_reg = unsigned(m))
    then is performed.
       The comparison uses the OLD VALUE of r_reg
   Thus, you actually built a mod-(m+1) counter instead
   To fix, move incrementing operation outside the process
     architecture work_one_arch of prog_counter is
         signal r_req: unsigned(3 downto 0);
         signal r inc: unsigned(3 downto 0);
         begin
         process(clk, reset)
            begin
             if (reset='1') then
                r req <= (others=>'0');
            elsif (clk'event and clk='1') then
```

```
Alternative One-Segment Coding Style
    if (r_inc = unsigned(m)) then
        r_reg <= (others=>'0');
    else
        r_reg <= r_inc;
    end if;
    end if;
    end process;
    r_inc <= r_reg + 1;
    q <= std_logic_vector(r_reg);
end work one arch;
```

## **Using Variables in Sequential Circuit Descriptions**

A variable can also be assigned under the *clk'event* and *clk* = '1' condition, but whether a FF is created or not depends on how it is used

If a variable is assigned a value **before** it is used, it will get a value on each invocation of the process and therefore, there is not need to *remember* its previous value



```
    Using Variables in Sequential Circuit Descriptions
        If, on the other hand, it is read before being assigned to, it needs to use the value stored from the previous process execution, and therefore needs to be stored
        Using a variable to infer memory is error prone -- you should use signals instead
```

The proper use of variables is to use them to store intermediate results (the first scenario above)

```
Consider these three uses
```

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity varaible_ff_demo is
    port(
        a,b,clk: in std_logic;
        q1,q2,q3: out std_logic
    );
end varaible_ff_demo;
```



```
Using Variables in Sequential Circuit Descriptions
     architecture arch of varaible_ff_demo is
        signal tmp_sig1: std_logic;
        begin
        -- attempt 1
        process(clk)
           begin
           if (clk'event and clk='1') then
               tmp_sig1 <= a and b;</pre>
               q1 <= tmp siq1;
           end if;
        end process;
        -- attempt 2
        process (clk)
           variable tmp var2: std logic;
           begin
```



```
Using Variables in Sequential Circuit Descriptions
           if (clk'event and clk='1') then
              tmp_var2 := a and b;
              q2 \ll tmp_var2;
           end if;
        end process;
        -- attempt 3
        process(clk)
           variable tmp_var3: std_logic;
           begin
           if (clk'event and clk='1') then
              q3 <= tmp_var3;
              tmp var3 := a and b;
           end if;
        end process;
     end arch;
```



## **Using Variables in Sequential Circuit Descriptions**

The first attempt uses **signals** with the assignment occurring before the use

However, this DOES NOT MATTER for signals -- a register is INFERRED because the assignments occur within the *if stmt* 



Interpretation: on the rising edge of clk

- The value of **a and b** will be sampled and stored into a FF named tmp\_sig1
- The old value (not the current value) of a AND b from the *tmp\_sig1* signal will be stored into FF named *q1*

#### **Using Variables in Sequential Circuit Descriptions**

Attempt 2 is the proper way of using a variable -- yields the circuit on the right Attempt 3 references the variable before using it, and generates the circuit on the left

We can use a variable to fix the problem we had with the one-segment version of the **mod-m** counter

```
architecture variable_arch of prog_counter is
    signal r_reg: unsigned(3 downto 0);
```

begin

```
process(clk, reset)
begin
if (reset = '1') then
    r_reg <= (others => '0');
elsif (clk'event and clk' = '1') then
    q_tmp := r_reg + 1;
    if (q_tmp = unsigned(m)) then
       r_reg <= (others => '0');
```

ECE 443

