



Flavors of Integrated Circuits


Microprocessor




FPGA




SoC



DSP




Microcontroller




ASIC Design Flow

Designing a chip using a Standard Cell Flow


NAND 2X1




Schematic



Symbol




Layout




Abstract


ASIC Design Flow (Clocked LSSD Scan Flop)




Schematic



Symbol




Layout



Abstract

ASIC Design Flow

Timing Characterization



ASIC Design Flow

```

-- Company:
-- Engineer: Jim Plusquellec
-- 
-- Create Date: 16:04:58 01/25/2011
-- Design Name: CNTER_8BIT_CLSSD_SCAN
-- Project Name:
-- Target Devices:
-- Tool Descriptions:
-- Description:
-- 
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
-- 
library IEEE;
use IEEE.STD.LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.all;

entity CNTER_8BIT_CLSSD_SCAN is
    port(
        CNT_EN, CLK : in std_logic;
        CNT_OUT : out std_logic_vector (7 downto 0)
    );
end entity;

architecture beh of CNTER_8BIT_CLSSD_SCAN is

    signal cnter_reg, cnter_next: unsigned(7 downto 0);
begin

    process(CLK)
    begin
        if (CLK'event AND CLK = '1') then
            cnter_reg <= cnter_next;
        end if;
    end process;

    with CNT_EN select
        cnter_next <= cnter_reg + 1 when '1',
                    cnter_reg when others;

    CNT_OUT <= std_logic_vector(cnter_reg);
end beh;

```

Behavioral VHDL code

Behavioral Synthesis

```

INITIALIZE
# =====
# Different flows covered in doc, section 'Encounter RTL Compiler Synthesis Flows'
# set_attribute_hdl_search_path ./vhdl/
set_attribute_hdl_vhdl_environment common
set_attribute_hdl_vhdl_read_version 1993
set_attribute_hdl_vhdl_case original

#set_attribute_map_to_master_slave_lssd true /
# Information level - set from 0 (lowest) to 9 (highest)
set_attribute_information_level 9

set_attribute_lib_search_path /home/jpcg/cadence_IBM_9rf/ELC/
set_attribute_library std_cells.lib/
find CLSSD_DFF_P_X10 -libarc *

#set_attribute_preserve false CLSSD_DFF_P_X1
#set_attribute_avoid false CLSSD_DFF_P_X1
get_attribute_preserve CLSSD_DFF_P_X1
get_attribute_avoid CLSSD_DFF_P_X1

# Report other possible problems with scan cells.
filter avoid true [find /libraries/_libcell_*]
filter preserve true [find /des*-instance*]

# Two modes to synthesize a design: interconnect mode and pte (which uses LEF for better closure
# with back-end tools)
#set_attribute_lef_library (cmsflp.lef std_cells.lef)

#set_attribute_cap_table_file cap_file

# DFM -- requires a coefficients file
#read_dfm dfm.dfm

# READ DESIGN
# =====
# read_hdl -vhdl {CNTER_8BIT_SCAN.vhd}


# To allow tracking of any DFT violations (identified later in the flow by the RC-DFT engine) to the
# RTL file name and line number at which the violation occurred, set the following root attribute:
set_att_hdl_track_filename_row_col true /

# ELABORATE
# =====
# Builds data structures, infers registers, performs opt (dead code removal) checks semantics
elaborate

# APPLY CONSTRAINTS
# =====
# Constraints include operating conditions, clk wfms and I/O timing
# -- read in SDC constraints. To use SDC commands from within trc, prefix with dc:
# Use dc::set_time_unit -picoseconds and dc::set_load_unit -femtofarads to set default units --
# ns and ps are default -- however, rc assumes ps and fF

```


RC
TCL
script



ASIC Design Flow

Verilog structural netlist

Physical Synthesis



```
Session Edit View Bookmarks Settings Help
#####
# Cadence Encounter TCL File
#####
#####
# This file has a set of commands that runs Cadence Encounter tool with the specified options
# to create a layout for hierarchical functional units and saves the final design in the Encounter and OA format
#####
#####
# Import Design
#####
# This section specifies the inputs to the encounter tool

# Structural verilog file to be implemented
setUIVar rda_Input ui_verilist {../../RTL/CNTNR_8BIT_ELSO_SCAN/CNTNR_8BIT_ELSO_SCAN.v}

#Technology LEF and Standard Cells LEF files
setUIVar rda_Input ui_leffile {../../ABSTRACT/cms9flp.lef ../../ABSTRACT/std_cells.lef}
setUIVar rda_Input ui_Setup 0

#Timing Information file (Liberty or TLF file can be given).
setUIVar rda_Input ui_timelib ../../ELC/std_cells.lib

# Specify Standard Cell OA library
#setUIVar rda_Input ui_oa.reflib MosisNewChipProject

#Specify Power and Ground net
setUIVar rda_Input ui_pwrnet {inh.POWER}
setUIVar rda_Input ui_gndnet {inh.GND}
commitConfig
fit

#####
# Floor Planning
#####
# This section has floorplanning specifications
```

Encounter TCL file

Encounter TCL file

1,1 Top

std_cells.lef

std cells.lib

```
Session Edit View Bookmarks Settings Help
[...]
    Design : Design
    Design : Design
    cell {
        cell.fastprint : send2;
        cell.size : 5.7348;
        cell.maxpower : 0.001951;
        rail.consecuted : INI_PWR; RAIL_INI_PWR();
        rail.consecuted : INI_POW; RAIL_INI_POW();
        rail.consecuted : INI_POW;
    }
    direction : input;
    input.signal_level : Rail_Ini_Pow();
    input.signal_level : 0.0022595;
    rise.consecuted : 0.0022595;
    fall.consecuted : 0.0022595;
    rise.capacity : 0.00023526;
    rise.capacity : 0.00023526;
    rise.capacity : range_0.00023526; 0.000454551;
    rise.capacity : range_0.00023526; 0.000454551;
    fall.capacity : 0.00023526;
    fall.capacity : range_0.00023526; 0.000454551;
    fall.capacity : range_0.00023526; 0.000454551;
```

This timing diagram illustrates the sequence of events for a memory controller across four clock cycles. The vertical axis represents time, and the horizontal axis represents the state of various control and data lines.

- Top Row:** Shows the `Top` signal (blue) and the `ctrl_rdg_rqst` signal (red).
- Second Row:** Shows the `ctrl_rdg_rqst[4]` signal (red) and the `SI` signal (green).
- Third Row:** Shows the `ctrl_rdg_rqst[5]` signal (red) and the `SI` signal (green).
- Fourth Row:** Shows the `ctrl_rdg_rqst[6]` signal (red) and the `SI` signal (green).
- Fifth Row:** Shows the `ctrl_rdg_rqst[7]` signal (red) and the `SI` signal (green).
- Sixth Row:** Shows the `ctrl_rdg_rqst[8]` signal (red) and the `SI` signal (green).
- Bottom Row:** Shows the `ctrl_rdg_rqst[9]` signal (red) and the `SI` signal (green).

The `ctrl_rdg_rqst` signals are asserted (red) during specific clock cycles, indicating requests for data reads. The `SI` signals (green) are asserted in response to these requests, indicating that data is being sent or will be sent. The `Top` signal (blue) is asserted at the start of each row.

401 750

ASIC Design Flow**Final Layout**