Overview

Benefits of BIST:
- As a means of dealing with the cost of TPG.
- As a means of dealing with increasingly larger volumes of test data.
- As a means of performing *at-speed* test.

BIST entails three tasks:
- TPG
- Test application
- Response verification

Types of BIST:
- Memory BIST
- Logic BIST
- Combinations for testing RAM-based FPGAs.

We will focus on *logic BIST*, used for testing random logic.
Overview

Logic BIST uses pseudorandom (PR) tests, generated using a Linear Feedback Shift Register (LFSR) or cellular automata.

Usually much longer than deterministic tests but much less costly to generate.

The large volume of data usually requires some sort of compactor to compress the responses.

There are several types but signature analyzers are the most popular.

All components are on-chip.

The controller manages the application of the test.
PseudoRandom TPG and LFSRs

PseudoRandom (PR) implies random patterns without repetition.

The number of unique patterns is equal to the number of states in the circuit.

This is determined by the number and position of the feedback tabs.

The clock is the only input

Autonomous LFSR

The number of unique patterns is equal to the number of states in the circuit.

This is determined by the number and position of the feedback tabs.
LFSRs

For (a), the parity of the feedback tabs defines the input, $Y_0$.

$$Y_0 = Y_1 \oplus Y_3$$

Let $y_0y_1y_2$ represent the present state of the registers and $Y_1Y_2Y_3$ represent the next state, then $Y_1 = y_0$, $Y_2 = y_1$ and $Y_3 = y_2$.

<table>
<thead>
<tr>
<th>Clk</th>
<th>$y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
<th>Clk</th>
<th>$y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
<th>Clk</th>
<th>$y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

The leftmost (a) LFSR was arbitrarily initialized to 001.

Generating 000 is not possible (the last row is identical to the first row).

The maximal cycle of the LFSR is 7: $(2^3 - 1)$. 
**LFSRs**

Note that the relationship between the *maximal cycle* and the # of feedback tabs is not linear.

Example (c) has 3 feedback tabs but can only generate 4 patterns. Adding a **NOR** as shown allows the *all-zero* pattern.

Assume start state is: \( Y_1 Y_2 Y_3 = 001 \).

<table>
<thead>
<tr>
<th>Clk</th>
<th>( y_0 )</th>
<th>zero</th>
<th>( Y_1 )</th>
<th>( Y_2 )</th>
<th>( Y_3 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
LFSR Configurations
Two configurations:

Standard

Modular

Note, there is only a tap and an XOR gate if $C_1=1$. 
LFSR Configuration Examples

This LFSR is equivalent to the version given in (a) previously.

LFSRs that implements polynomial $1 + X^3 + X^4$.

![LFSR Diagram](image-url)
Analytical Framework for LFSRs

The truth table for the XOR gate indicates it performs addition and subtraction, modulo 2.

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>a XOR b</th>
<th>a+b (sum)</th>
<th>a-b (diff)</th>
<th>a+b (carry)</th>
<th>a-b (borrow)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Note that carry and borrow are not implemented because of the modulo 2.

Expressing the output, $Y_j$, as a function of time:

$$Y_j(t) = Y_{j-1}(t-1) \quad \text{for } j \neq 0$$

As a function of $Y_0$, using $X^j$ as a translation operator:

$$Y_j(t) = Y_0(t-j)$$

$$Y_j(t) = Y_0(t)X^j$$
Analytical Framework for LFSRs

In the standard form, $Y_0$ is the sum of other states as given by:

$$Y_0(t) = \sum_{j=1}^{N} C_j Y_j(t)$$

Here, sum is XOR.

Substituting:

$$Y_0(t) = \sum_{j=1}^{N} C_j Y_0(t)X^j$$

Eliminate $Y_j$s.

$$Y_0(t) = Y_0(t) \sum_{j=1}^{N} C_j X^j$$

$$Y_0(t) \left( \sum_{j=1}^{N} C_j X^j + 1 \right) = 0$$

$$Y_0(t) P_N(X) = 0$$

where $P_N(X)$ is called the characteristic polynomial.
Analytical Framework for LFSRs

Assuming

\[ Y_0(t) \neq 0 \quad \text{then} \quad P_N(X) = 0 \]

where

\[ P_N(X) = 1 + \sum_{j=1}^{N} C_j X^j \]

The characteristic polynomials for (a), (b) and (c) given earlier are:

- \( C_1=1, C_2=0, \) and \( C_3=1 \) yields \( P_3(X) = 1 + X + X^3 \)
- \( C_1=0, C_2=0, \) and \( C_3=1 \) yields \( P_3(X) = 1 + X^3 \)
- \( C_1=1, C_2=1, \) and \( C_3=1 \) yields \( P_3(X) = 1 + X + X^2 + X^3 \)

The length of the LFSR sequence is determined by its characteristic polynomial.

Only a \textit{primitive polynomial} guarantees a \textit{maximal-length} sequence of \( 2^N - 1 \).
Operations on Polynomials

Multiplication uses \textit{modulo} 2 addition, e.g., $x^i + x^i = 0$.
Division will be useful in response compaction.

\[
\begin{array}{c}
\frac{x^4 + x^3 + 1}{x + 1} = \frac{x^2 + x + 1}{x + 1} \\
\frac{x^5 + x^4 + x}{x^5 + x^3 + x + 1}
\end{array}
\]

\[
\text{Multiplication}
\]

\[
\begin{array}{c}
\frac{x^2 + 1}{x^2 + x + 1} = \frac{x^4 + x^3 + 1}{x^4 + x^2} \\
\frac{x^3 + x^2 + 1}{x^3 + x} = \frac{x^2 + x + 1}{x^2 + 1}
\end{array}
\]

\[
\text{Division}
\]

Irreducible polynomial properties:

Cannot be factored, is divisible only by itself and 1, has an odd number of terms (including 1), is primitive if smallest $k$ even divisible into $1 + x^k$ is $k = 2^N - 1$ (with $N$ the degree of the polynomial).
Primitive Polynomials

All polynomials of degree 3 that include the 1 term:

\[ x^3 + 1 = 0 \]  (a)
\[ x^3 + x^2 + 1 = 0 \]  (b)
\[ x^3 + x + 1 = 0 \]  (c)
\[ x^3 + x^2 + x + 1 = 0 \]  (d)

(b) and (c) are primitive, e.g., they divide evenly into \( x^7 - 1 \).
(a) and (d) are reducible, e.g., \( x^3 + 1 = (x + 1)(x^2 + x + 1) \).

The configuration of the LFSR introduces **autocorrelation** between consecutive sequences, e.g., column for \( Y_2 \) and \( Y_3 \) from left side of slide 4 gave:

(0011101)0
(1001110)1

\( Y_3 \) is 1 bit shifted to the right compared to \( Y_2 \).

This makes it difficult to detect some faults (**Random Pattern Resistant (RPR)**).
Response Compaction
The response of the logic-under-test needs to be checked after test application with an LFSR.

It is difficult to check the response of every pattern (storage requirements). Instead, the responses are compressed and the compressed response is checked.

The type of compression used here typically losses information and allows aliasing (identical faulty and fault-free circuit responses).

The probability of aliasing decreases as the length of the test increases.

There are several compaction testing techniques:
• Parity testing
• One counting
• Transition counting
• Syndrome calculation
• Signature analysis
Parity and One Counting

**Parity testing**: simplest but most lossy.

Detects all **single bit errors** and **multiple bit errors** of **odd** cardinality.

**One Counting**: # of 1’s in the response stream is compared with fault free value.

The counter counts up by 1 each time a response, $r_i$, is 1.

Under exhaustive test, the # of 1’s represents the # of minterms in a fault free circuit (**syndrome testing**: a special case of 1’s counting).
One Counting

Consider the following exhaustive test:

For the fault-free circuit, the 1-count is 5.

The faults $a/0$ and $a/1$ would be detected since the counts would be 4 and 6.

An upper bound on the probability of aliasing, given a test of length $L$ (with $2^L - 1$ strings) and a fault-free 1-count of $m$ is:

$$P_{alias}(m) = \frac{[C(L, m) - 1]}{2^L - 1}$$

$C(L, m) - 1$ represents the number of $L$ bit strings with $m$ 1’s that are aliases.

Note that $C(L, m)$ is symmetrical but not uniform and has a peak at $L/2$.

Therefore, the probability is smaller for small and large values of $m$. 
One Counting

For the circuit shown above, $P_{\text{alias}}$ is $55/255 \approx 0.2$.

However, in this case, the test does not cause ANY aliasing.

Are all of the 255 strings of length 8 possible?
How many faults are possible?

Consider the shorter test sequence:

Fault-free circuit $1$-count is 3 and $L$ is 5, which gives $P_{\text{alias}}$ $10/31 \approx 0.3$.  

Aliasing occurs only for 1 fault, $a/1$, but its not detected anyway.
Transition Counting and Signature Analysis

**Transition Counting:** Only the number of transitions (0->1 and 1->0) are counted in this compaction scheme.

The signature is given by:

\[
\sum_{i=1}^{L-1} r_i \oplus r_{i+1} = \sum_{i=1}^{L-1} p_{\text{alias}}(t) = \frac{[2C(L-1, t) - 1]}{2^L - 1}
\]

**Signature Analysis** (*cyclic redundancy checking*): Most popular technique.

The compactor is an LFSR which takes the response string, \( M(t) \) as input.

An \( N \)-bit signature is stored in the \( N \)-bit LFSR after the application of the \( L \) test patterns (\( L \rightarrow N \) compaction).
Signature Analysis

The signature is just the remainder of the division of the response by the characteristic polynomial of the LFSR, \( P(X) \).

For example, assume \( M(t) = \{10110001\} \) is applied to either in state (000):

\[
\begin{array}{ccccccccc}
0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
2 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
3 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
4 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
5 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
6 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
7 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\
8 & x & x & x & 1 & 0 & 0 & x & x & 1 & 0 & 0 & 0 \\
\end{array}
\]
Signature Analysis

The signatures, $X^2$, are the result of the division of $M(X)$ (a representation of $M(t)$) by the characteristic polynomials of the LFSRs.

$$M(X) = P(X)Q(X) + R(X).$$

With $M(t) = \{10110001\}$, $M(X) = X^7 + X^5 + X^4 + 1$.

$$\begin{array}{c}
X^3 + X^2 + 1 \\
\sqrt{X^7 + X^5 + X^4 + 1} \\
X^7 + X^6 + X^4 \hline
X^6 + X^5 + 1 \\
X^6 + X^5 + X^3 \hline
X^3 + 1 \\
X^3 + X^2 + 1 \hline
X^2 + R(X)
\end{array}$$

$$X^7 + X^5 + X^4 + 1 = (X^4 + X^3 + 1)(X^3 + X^2 + 1) + X^2$$
Fault Detection using Signature Analysis

Assume we have a CUT and a test set of length \( L \), such that at least one pattern detects each fault, \( f \), in the CUT.

The response is applied to the \( N \)-stage signature analyzer implementing characteristic polynomial, \( P(X) \).

The fault is detected if the fault signature \( S_f \) is different from the fault-free signature \( S \):

\[
S_f \oplus S = 1
\]

The signature, \( S \), is the remainder

Therefore, aliasing (masking) occurs when \( R_f(X) = R(X) \).

Since the polynomial has a finite number of remainders, it is not possible to eliminate aliasing unless the \( L <= N \).
Aliasing Probability using Signature Analysis

Assume the response of a CUT is \( L \) bits long.

The structure of the LFSR distributes the signatures of all possible response streams (strings) of length \( L \) (\( 2^L \)) evenly over all possible signatures.

For an \( N \)-stage LFSR, the \#, \( N_s \), of strings/signature is:

\[
N_s = \frac{2^L}{2^N} = 2^{L-N}
\]

For a particular fault-free response, there are \( 2^{L-N}-1 \) erroneous strings that produce the same signature.

Given there are \( 2^L-1 \) possible erroneous strings, the aliasing probability is:

\[
P_{alias} = \frac{2^{L-N} - 1}{2^L - 1} \approx 2^{-N} \quad \text{for} \quad L \gg N
\]
Aliasing Probability using Signature Analysis

This is a strange result since it is independent of the polynomial.

This suggests that the \( P(X) = X^N \), which is just a shift register whose "remainder" is the last \( N \) bits of the test response, works equally well!

For example, a 16-bit LFSR may detect \( (1 - 2^{-16}) = 99.9984\% \) of the error responses.

However, since there is no direct correlation between faults and error masking, this is not necessarily the same percentage of faults detected.

Also, this assumes that the number of faulty response streams is \( 2^L - 1 \) and that each faulty response is equally likely.

Neither of these is true in general.

Several schemes have been proposed that minimize aliasing, e.g., reversing the test sequence, using multiple MISRs, taking multiple signatures.

All require extra hardware or increased test time.