

# ECE321 – Electronics I

## Lecture 14: CMOS Inverter: Short Circuit Power

---

**Payman Zarkesh-Ha**

*Office: ECE Bldg. 230B*

*Office hours: Tuesday 2:00-3:00PM or by appointment*

*E-mail: [payman@ece.unm.edu](mailto:payman@ece.unm.edu)*

## *Review of Last Lecture*


---

- Mostly Review of Lecture 2 for Dynamic Power Calculation

## Today's Lecture


- ❑ Short Circuit Power Analysis
- ❑ Short Circuit Power Reduction Techniques

## CMOS Short Circuit Power Consumption



- ❑ Short circuit or crowbar current is the current that flows directly from VDD to GND during switching transition, when both transistors are ON, i.e.  $V_{tn} < V_{in} < V_{DD} - V_{tp}$
- ❑ Short circuit current can be significantly large when NMOS and PMOS are large. (Why?)

## Computing Short-Circuit Power



- For clock circuit that toggles twice in each period (low-to-high and high-to-low), the active power consumption is computed as:

## Computing Short-Circuit Power

- Assuming a symmetric inverter, where  $V_{tn} = |V_{tp}|$  and  $K'_n(W/L)_n = K'_p(W/L)_p$ , then the short circuit currents for rise and fall will be symmetric, and therefore

$$I_{mean} = \frac{1}{T} \int_0^T I(t) dt = \frac{4}{T} \int_{t_1}^{t_2} \frac{K'_n W}{2L} (V_{in}(t) - V_t)^2 dt$$

$$V_{in} = \frac{V_{DD}}{\tau} t \quad t_1 = \frac{V_t}{V_{DD}} \tau \quad \text{and} \quad t_2 = \frac{\tau}{2}$$

$$I_{mean} = \frac{K'_n}{12} \left( \frac{W}{L} \right) \frac{1}{V_{DD}} (V_{DD} - 2V_t)^3 \frac{\tau}{T} \quad \Rightarrow \quad P_{sc} = V_{DD} I_{mean}$$

## Example: Short Circuit Power in an Inverter

What is the short circuit power in an inverter if:  $V_{DD} = 2\text{ V}$ ,  $V_{tn} = -V_{tp} = 0.5\text{ V}$ ,  $T = 500\text{ ps}$ ,  $f = 2\text{ GHz}$ ,  $K_n = 200\text{ }\mu\text{A/V}^2$ ,  $W/L = 2$ , and the pulse rise and fall times are  $100\text{ ps}$ .

$$I_{mean} = \left(\frac{1}{12}\right) \left(\frac{200\text{ }\mu\text{A}}{2\text{ V}}\right) \left(\frac{2}{1}\right) (2 - 1)^3 \left(\frac{100\text{ ps}}{500\text{ ps}}\right) = 3.33\text{ }\mu\text{A}$$

so

$$P_{sc} = 2\text{ V} \times 3.33\text{ }\mu\text{A} = 6.7\text{ }\mu\text{W}$$

## Minimum SC Power Design Techniques

- Prime choice: Reduce voltage!
  - Recent years have seen an acceleration in supply voltage reduction
  - Design at very low voltages still open question (0.6 ... 0.9 V by 2015!)
- Faster rise and fall times
- Smaller transistors (will increase delay)
- Higher  $V_t$  (will increase delay)
- Lower frequency (will decrease performance)

$$I_{mean} = \frac{K'_n}{12} \left(\frac{W}{L}\right) \frac{1}{V_{DD}} (V_{DD} - 2V_t)^3 \frac{\tau}{T}$$