ECE321 – Electronics I

Lecture 16: Gate Sizing (Inverter Chain)

Payman Zarkesh-Ha

Office: ECE Bldg. 230B
Office hours: Tuesday 2:00-3:00PM or by appointment
E-mail: payman@ece.unm.edu

ECE321 - Lecture 16

University of New Mexico

Slide: 1

Review of Last Lecture

☐ Leakage Current and Power

ECE321 - Lecture 16

University of New Mexico



☐ Gate Sizing (Inverter Chain)


ECE321 - Lecture 16

University of New Mexico

Slide: 3

Sizing Logic Path for Speed

- ☐ Frequently, input capacitance of a logic path is constrained
- ☐ Logic also has to drive some capacitance
 - Example: output pad capacitive load is in eth order of 10pF
- ☐ How do we size the inverter chain to achieve maximum speed?




- ☐ Wide gate to drive a large load must be driven in turn
 - Large block inputs "push their load into the chip"

ECE321 - Lecture 16

University of New Mexico





$$C_i = \alpha^{i-1}C_{in}$$
 $i = 1, 2, ..., n$ $C_L = \alpha^n C_n$

$$\alpha^{n} = \frac{C_{L}}{C_{in}} \qquad \Longrightarrow \qquad n = \frac{\ln\left(\frac{C_{L}}{C_{in}}\right)}{\ln \alpha}$$


$$t_{di} = \alpha \, \tau_0 \qquad i = 1, 2, \dots, n \qquad \Longrightarrow \quad t_d = \sum_{i=1}^n t_{di} = n \, \alpha \, \tau_0 \qquad \Longrightarrow \quad t_d = \ln \left(\frac{C_L}{C_{in}} \right) \frac{\alpha}{\ln \alpha} \tau_0$$

ECE321 - Lecture 16

University of New Mexico

Slide: 5

Optimization Results



$$\alpha_{opt} = e \approx 2.7$$
 $n_{opt} = \ln \left(\frac{C_L}{C_{in}}\right)$

$$t_d = \sum_{i=1}^n t_{di} = n \alpha \tau_0$$

ECE321 - Lecture 16

University of New Mexico

Example 1: Optimum Inverter Chain

An IC with a tapered buffer drives a load capacitance on a board that is 100 pF. The input capacitance of the logic gate originating the signal is 100 fF, and that gate has W/L = 4.

(a) How many buffer gates are required to optimally drive that load using the fixed tapered buffer model?

Answer:

n = 6.9

Seven total stages are needed. We must insert five tapered stages between the original gate and the output driver.

(b) Write the equation that predicts the $W\!/L$ ratio of the final buffer in terms of the scaling factor and the originating gate $W\!/L$

(c) What is the W/L ratio of the final output buffer driver to the board?

Answer:

W/L = 1,614

ECE321 - Lecture 16

University of New Mexico