

# ECE321 – Electronics I

## Lecture 20: Design Rules & Basic Layout Techniques

---

**Payman Zarkesh-Ha**

*Office: ECE Bldg. 230B*

*Office hours: Tuesday 2:00-3:00PM or by appointment*

*E-mail: [payman@ece.unm.edu](mailto:payman@ece.unm.edu)*

## *Review of Last Lecture*

---

- CMOS Manufacturing Process**
  - Front-end Process
  - Back-end Process
- Interconnect Manufacturing Process**
  - Back-end Process (Conventional)
  - Back-end Process (Modern – Dual Damascene)

## ***Today's Lecture***

---

- Review of output resistance of an inverter**
- Overview of Design Rules**
  - What are design rules?
  - Why have design rules?
  - Typical design rules
- Layout Techniques**
  - Design for density
  - Design for performance
  - Design for reliability



## ***What Are Design Rules?***

---

- Interface between the circuit designer and process engineer**
- Guidelines for constructing process masks**
- Unit dimension: minimum feature size (transistor gate length)**
  - scalable design rules: lambda parameter
  - absolute dimensions: micron rules
- Rules constructed to ensure that design works even when small fab errors (within some tolerance) occur**
- A complete set includes**
  - set of layers
  - intra-layer: relations between objects in the same layer
  - inter-layer: relations between objects on different layers

## Why Have Design Rules?

- ❑ To be able to tolerate some level of fabrication errors such as
  - Mask misalignment
  - Dust
  - Process parameters (e.g., lateral diffusion)
  - Rough surfaces



## Typical CMOS Process Layers










### Layers:

N-Well  
Active Area  
Select (n+,p+)  
Polysilicon  
Metal1  
Metal2  
Contact To Poly  
Contact To Diffusion  
Via

### ❑ Points:

- N-well process p-type wafer (no p-well)
- Active area determines where transistors may go
- Poly overlapping with active = transistor
- Select is where n+ and p+ ion implantation occurs; it can be used to place an opposite type region (e.g., put p+ select within n-well to create a p+ well plug, more later)
- All contacts/vias are the same size (eases processing)
- Advanced technology is more complex and has more layers (e.g. Thick Oxide, Thin Oxide, VT\_high, VT\_low, LI, etc.)

## CMOS Process Layers in Layout Tools


Layer	Color	Representation
Well (p,n)	Yellow	
Active Area (n+,p+)	Green	
Select (p+,n+)	Green	
Polysilicon	Red	
Metal1	Blue	
Metal2	Magenta	
Contact To Poly	Black	
Contact To Diffusion	Black	
Via	Black	

## Intra-Layer Design Rule Origins

- Minimum dimensions (e.g., widths) of objects on each layer to maintain that object after fab
  - minimum line width is set by the resolution of the patterning process (photolithography)
- Minimum spaces between objects (that are not related) on the same layer to ensure they will not short after fab




## Intra-Layer Design Rules




## Inter-Layer Design Rule Origins

- ❑ Transistor rules – transistor formed by overlap of diffusion (also called active) and poly layers





## Transistor Layout

- We will almost always use minimum L device




## Inter-Layer Design Rule Origins

Contact and via rules



## Vias and Contacts Design Rules




ECE321 - Lecture 20

University of New Mexico

Slide: 13

## $n+$ or $p+$ Select Design Rules




ECE321 - Lecture 20


University of New Mexico

Slide: 14

## Example: CMOS Inverter Layout




(a) Layout



(b) Cross-Section along A-A'

## CMOS Inverter Layout Sticks Diagram



Stick diagram of inverter

- Dimensionless layout entities
- Only topology is important



## Design Rules Used for the Class Project

**Table 11.1.**  
2  $\mu\text{m}$  Design Rules (DR)

DR #	DR Description	DR
1	<i>n</i> -well enclosure of <i>p</i> -type active.....	5 $\mu\text{m}$
2	<i>n</i> -well space to <i>p</i> -type active.....	3 $\mu\text{m}$
3	<i>n</i> -well space to <i>n</i> -type active.....	5 $\mu\text{m}$
4	<i>n</i> -well width.....	5 $\mu\text{m}$
5	<i>n</i> -well space to <i>n</i> -well.....	5 $\mu\text{m}$
6	active width.....	3 $\mu\text{m}$
7	active space to same type active.....	3 $\mu\text{m}$
8	active space to opposite type active..	5 $\mu\text{m}$
9	polysilicon width.....	2 $\mu\text{m}$
10	polysilicon space to polysilicon.....	2 $\mu\text{m}$
11	polysilicon space to active.....	1 $\mu\text{m}$
12	gate space to gate.....	4 $\mu\text{m}$
13	polysilicon endcap length.....	2 $\mu\text{m}$
14	contact width.....	2 $\mu\text{m}$
15	contact width.....	2 $\mu\text{m}$
16	contact space to contact.....	4 $\mu\text{m}$
17	active enclosure of contact.....	1 $\mu\text{m}$
18	polysilicon enclosure of contact.....	2 $\mu\text{m}$
19	polysilicon contact space to active...	3 $\mu\text{m}$
20	active contact space to polysilicon...	2 $\mu\text{m}$
21	metal-1 width.....	2 $\mu\text{m}$
22	metal-1 space to metal-1.....	3 $\mu\text{m}$
23	metal-1 enclosure of contact.....	1 $\mu\text{m}$



ECE321 - Lecture 20

University of New Mexico


Slide: 17

## An Example of Layout

**Control  
(Random Logic)**



**Memory Cells  
(Structural)**



ECE321 - Lecture 20


University of New Mexico

Slide: 18

## Good Layout Characteristics

- Density**
  - Cells pack together well
  - Cells are routable—think about how they will fit together before starting!
  - Start with paper diagram first
- Performance**
  - Keep capacitances low (specially diffusion cap)
  - Keep interconnects short
- Reliability**
  - Poor layout can greatly affect the circuit reliability
  - Use proper wire width for power rails (IR drop, electromigration)
- Final Checks**
  - Layout must match the circuit being built (LVS)
  - Layout must meet the manufacturing design rules (DRC)


## An Example of A Bad Layout



- Not dense**
- Long poly route (large parasitic resistance)**
- Narrow power rails**

## An Example of A Good Layout

- ❑ Very dense
- ❑ Short poly
- ❑ Wide power rails
- ❑ Both IN and OUT are in M1




ECE321 - Lecture 20

University of New Mexico

Slide: 21

## Channel Routing & Standard Cells




- ❑ All power and ground are connected nicely
  - This require that all cell height be the same for every cell
- ❑ M1 is used for horizontal routing in the channel
- ❑ M2 is used for vertical routing

ECE321 - Lecture 20

University of New Mexico

Slide: 22

## Handling Large Device (Bad Layout)




- Long poly route (high resistance)
- Long source drain metal pickups (high resistance)
- Large cell height (mismatch with other cells)
- More component of diffusion cap than it needs to

ECE321 - Lecture 20

University of New Mexico

Slide: 23

## Handling Large Device (Good Layout)



- The same drive strength (two folded transistor)
- Less diffusion capacitance (less P & A capacitance)
- Shorter poly route (lower resistance)
- Shorter source drain metal pickups (lower resistance)
- Smaller cell height (can be matched with other cells)


ECE321 - Lecture 20

University of New Mexico


Slide: 24

## Advantage of Folding Transistors

- Less poly and metal length
  - Lower parasitic resistance
  - Lower parasitic capacitance
- Less Drain periphery and area
  - Less diffusion capacitance (less  $C_{out}$ )
- Less cell aspect ratio
  - Better match with other cells
  - More compact and faster circuit
- Both ends are VDD or GND
  - Can easily share the ends with neighbors




## Overlapped Cells



- Our tools allow overlapping cells
  - This allows a cell to be complete and still share with the adjacent cell for better density
- This is why it is best to end cells on supplies
  - It is not possible to do always tough!

## Random Logic Layout




- Generally synthesized from an HDL description and automatically placed and routed (APR)
- Cells must be designed such that they line up nicely
- M1 is used for horizontal routing and M2 for vertical or vice versa

## Layout Quality

- Electromigration (EM) and self-heating (SH) are the key reliability issues determined by layout
  - A quality layout will not limit the chip lifetime or speed
- Electromigration: Metal atoms swept out of position by “electron wind”
  - Only occurs on path where current flows in a single direction such as power supplies and between P and N devices
  - Depends on average current density
  - Highest at vias where the current crowds from the vias
- Self Heating: Long term failure of metal due to local IR heating
  - Occurs on wires with current flowing bidirectionally, eg, signal lines
  - Depends on  $I_{RMS}$

## Electromigration Modeling



- Using Physical models, we can predict where and when a failure can occur
- By shrinking wire dimensions, electromigration is becoming more important
- Advanced VLSI technology will require checking the layout for electromigration as we do for DRC


ECE321 - Lecture 20

University of New Mexico

Slide: 29

## Electromigration and Self-Heat

- Electromigration
  - Power Supply tracks
  - The track between PMOS and NMOS
  - Watch for "short circuit" current too
- Self-Heat
  - Output node wire
  - Can be large when  $C_L$  is large
- If the transistors are large, pre-determine the wire size and number of contacts and vias to prevent EM and SH



ECE321 - Lecture 20

University of New Mexico

Slide: 30