

University of New Mexico
Department of Electrical and Computer Engineering

ECE 321 – Electronics I (Fall 2013)

Exam 1

Name: Solutions

Date: November 11, 2013

Note: Only calculator, pencils, and pens are allowed.

1. (10 points) True or false:

- (a) Drain potential in NMOS is always lower than the Source potential. (**F**)
- (b) Based on DIBL effect, the threshold voltage of an NMOS increases by decreasing Drain potential. (**T**)
- (c) ~~If~~ It is always desirable to have larger noise margin. (**T**)
- (d) In a CMOS inverter, the NMOS is responsible for low-to-high transition. (**F**)
- (e) The unit of channel length modulation factor, λ , is V^{-1} . (**T**)

2. (10 points) The minority carrier concentration in a doped silicon wafer at room temperature is $n_0 = 1000$ electrons/cm³. Assume that $n_i = 1.062 \times 10^{10}$ electrons/cm³.

- (a) Determine the type of semiconductor (N or P type)
- (b) Calculate the majority carrier concentration.
- (c) Find the doping concentration.

~~d)~~ What is the minority carrier concentration at 0 °K?

a) P type

$$b) \quad n p = n_i^2 \Rightarrow p = (1.062 \times 10^{10})^2 / 1000 = 1.127 \times 10^{17} \text{ holes/cm}^3$$

$$c) \quad N_A \approx p = 1.12 \times 10^{17} \text{ atoms/cm}^3$$

$$d) \quad n (@ T = 0^\circ K) = 0$$

3. (20 points) Assume that D1 is an ideal diode and the Zener diode Z1 has $V_z=6.8V$. Determine I_x and V_o .

Assume: $\begin{cases} D: \text{Forward} \\ \text{Zener: Breakdown} \end{cases}$



KCL:

$$\frac{V_o - 15V}{10k} + \frac{V_o - (15 - 6.8V)}{2k} + \frac{V_o}{5k} = 0$$

$$\Rightarrow \underline{V_o = 7V} \Rightarrow I_x = \frac{15 - 7}{10k} = \underline{0.8mA}$$

$I_x > 0 \Rightarrow D_1: \text{Forward} \checkmark$

$$I_z = \frac{15 - 6.8 - 7}{2k} = 0.6mA > 0 \Rightarrow \text{Zener: Breakdown} \checkmark$$




4. (20 points) In the circuit below, assume that the PMOS has $K'_p=60\mu A/V^2$, $(W/L)=10$, and $V_{tp}=-1V$. Ignore the body effect and channel length modulation.

- (a) Identify Source, Gate, and Drain terminals
 (b) Find the region of operation
 (c) Determine I_{DS}

b) $|V_{DS}| ? |V_{GS}| - |V_{TP}|$

$$4V > 3V - 1V$$

\Rightarrow Saturation



$$c) |I_{DS}| = \frac{K'_p}{2} \left(\frac{W}{L}\right) (|V_{GS}| - |V_{TP}|)^2$$

$$= \frac{60 \mu A/V^2}{2} \times 10 \times (3 - 1)^2 = 1.2 mA \Rightarrow \underline{\underline{I_{DS} = -1.2 mA}}$$


5. (20 points) In the following circuit find R_1 such that $V_{out}=2.5V$. Let $V_{Tn}=1V$, $K'_n=100 \mu A/V^2$, and $(W/L)=10$.

Assume Saturation:

$$I_{DS} = I = 0.25 \text{ mA}; \quad I_{DS} = \frac{K'_n}{2} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2$$

$$\Rightarrow 0.25 \text{ mA} = \frac{100 \text{ mA/V}^2}{2} \times 10 \times (V_{GS} - 1)^2 \Rightarrow V_{GS} = 1.7 \text{ V}$$

Voltage Division: $5 \times \frac{47 \text{ K}}{R_1 + 47 \text{ K}} = 1.7 \text{ V} \Rightarrow R_1 = 90.6 \text{ K}\Omega$



$$V_{DS} ? \quad V_{GS} - V_T$$

$$2.5 \text{ V} > 1.7 - 1 \Rightarrow \text{Saturation } \checkmark$$

6. (20 points) Determine the maximum load capacitance in a CMOS inverter, such that the maximum low-to-high propagation delay, t_{PLH} , is limited to 500ps. Assume that the PMOS transistor stays in saturation during the entire transition. Let $V_{DD}=5V$, $V_{Tp}=-1V$, $K'_p=60 \mu A/V^2$, and $(W/L)_p=20$.

$$t_{PLH} = \frac{C_L \Delta V}{I_{av}}; \quad \frac{C_L \times (V_{DD}/2)}{\frac{K'_p}{2} \left(\frac{W}{L}\right) (V_{DD} - |V_{Tp}|)^2} = t_{PLH}$$

$$\Rightarrow \frac{C_L \times 2.5}{\frac{60 \text{ nA/V}^2}{2} \times 20 \times (5 - 1)^2} < 500 \text{ ps} \Rightarrow C_L < 1.92 \text{ pF}$$