Assume that we have an inverter with $V_{DD}=1.5\,\text{V}$, $K'_n=100\,\mu\text{A/V}^2$, $V_{tn}=0.4\,\text{V}$, $\lambda_n=0.1\,\text{V}^{-1}$, $(W/L)_n=10$, $K'_p=60\,\mu\text{A/V}^2$, $V_{tp}=-0.4\,\text{V}$, $\lambda_p=0.2\,\text{V}^{-1}$, $(W/L)_p=17$. Find $R_{\text{out}}$.

Hint: connect a test capacitor of 100fF to the gate, calculate the LH propagation delay ($t_{PLH}$) using average current technique, then equate the propagation delay to a simple RC network and find $R_{\text{out}}$. This will effectively be $R_{\text{out(LH)}}$.

2. We plan to use the inverter of problem 1 in the following circuit. Use Elmore technique to compute the time constant and LH propagation delay ($t_{PLH}$) of the network from the gate input to node 5.

3. Assume that $V_{T0}=0.5\,\text{V}$, $\gamma=0.3\,\text{V}^{1/2}$, and $|\phi_f|=0.35\,\text{V}$. Calculate the voltages at nodes: $V_1$, $V_2$, and $V_O$. Considering the body effect for all transistors.
4. During the evaluate phase, $V_A = V_B = 2\ V$, and $V_C = 0\ V$. Use the charge sharing method, compute the final voltages at the $V_{out}$ and 20 fF and 8 fF capacitors.

5. Sketch the pull up network, and write the scaling values on the schematic for all transistors with respect to the inverter. What is the Boolean function of this complex CMOS logic gate?

6. Compute the leakage power consumption in a CMOS inverter that is used in a clock distribution network of a digital circuit using 90nm technology node. Assume that the VDD is 1.2 V, $I_{OFF(NMOS)}=12\ \text{nA/um}$, and $I_{OFF(PMOS)}=26\ \text{nA/um}$, $(W/L)_n= 650$, $(W/L)_p= 950$, and $L=90\text{nm}$. 
7. The following circuit is a 3 input NAND gate. Assume that \( V_{\text{DD}} = 1.5 \) V, \( K_n' = 100 \) \( \mu \text{A/V}^2 \), \( V_{\text{tn}} = 0.4 \) V, \( (W/L)_n = 30 \), \( K_p' = 60 \) \( \mu \text{A/V}^2 \), \( V_{\text{tp}} = -0.4 \) V, \( (W/L)_p = 20 \).

a. If the load capacitance is 100fF, compute the propagation delay for each transition shown in the following table. For simplicity, assume that the transistors are in saturation for the whole length of the transition and neglect the body effect.

b. Based on the propagation delays calculated in part a, find the effective output resistance of the NAND gate for each transition shown in the table below.

<table>
<thead>
<tr>
<th>Transition (ABC)</th>
<th>Propagation Delay</th>
<th>Effective Output Resistance</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 → 111</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111 → 110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111 → 100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111 → 000</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

8. Consider the following sequential circuit with 4 edge-triggered flip-flops and some logic gates. Assume that \( t_{\text{SU}} = 3 \) ns, \( t_{\text{hold}} = 2 \) ns, and \( t_{C2Q} = 1 \) ns.

(a) Identify the path with the maximum delay (critical path) on the schematic.

(b) What is the maximum operating frequency of this circuit?

(c) Identify the path with minimum delay on the schematic.

(d) Does this circuit violate the hold time constraint? Why?
9. The following circuit is a 4-input dynamic logic.

(a) Identify the logic function for the output Z.

(b) What input vector imposes the worst case charge sharing during the evaluation time?

(c) Compute the final voltage at Z, if the input vector is ABCDE=11000 during evaluation after charge sharing. Assume that $V_{th} = 0.4\text{V}$.

(d) Determine the width of the PMOS such that the maximum worst case pre-charge time delay (0 to 90%) is limited to 250ps. (The worst case is when all the inputs are at $V_{DD}$ such that all the intermediate capacitors contribute to the delay). Assume that $V_{DD} = 1.2\text{ V}$, $K_{p} = 50\ \mu\text{A/V}^2$, and $V_{tp} = -0.5\ \text{V}$ in the 100nm technology node. For simplicity assume that the PMOS will stay in saturation during the transition.

10. Dynamic logic design problem:

(a) Draw the circuit diagram of a dynamic logic that performs $Z = \overline{A} + B(C + D)$.

(b) Determine the width of NMOS transistors, such that the worst case $t_{pHL}$ delay becomes roughly equivalent to a referenced inverter with $W_n=1\text{um}$ and $W_p=2\text{um}$. 